

November 1986

μPD70616 Programmer's Reference Manual

PRELIMINARY INFORMATION

©1986 NEC Electronics Inc./Printed in U.S.A.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is preliminary and subject to change without notice.

Preface

The ability to integrate hundreds of thousands of transistors on to a single silicon chip represents one of the most important technological advances. This capability has greatly impacted the design of microprocessors and allowed computer architects to design systems in silicon that even a few years ago where unimaginable. As such, the increase in performance of the next generation of 32-bit microprocessors eclipses that of the current generation 16- and 32-bit devices.

Using these semiconductor and computer architecture advances, NEC has been developing the V-Series microprocessor family. A new microprocessor family, the V-Series has been designed from scratch for implementation using high performance, low power CMOS VLSI technology. The V-Series microprocessors are represented in both the high integration and high performance marketplaces. Beginning in 1984 with the introduction of the V20™ /V30™ microprocessors and the subsequent introduction in 1985 of the V40™/V50™ microprocessors, NEC has been the world leader in the design and production of high integration CMOS 16-bit microprocessors.

This manual describes the architecture of the first of a family of high performance 32-bit microprocessors, the $\mu PD70616$ (V60TM). The $\mu PD70616$ is a general purpose microprocessor with the features of high-end mainframe and super minicomputers. Featuring a sophisticated 32-bit architecture, the $\mu PD70616$ integrates a variety of powerful instructions, data types, addressing modes, virtual memory and a four stage instruction pipeline. Aimed at a wide variety of applications, the $\mu PD70616$ will find widespread use in sophisticated office, real-time and engineering systems.

μPD70616 PROGRAMMER'S REFERENCE MANUAL

PRELIMINARY INFORMATION 1.0

Table of Contents

Section 1	Introduction	1–1
V-Series		1-1
μPD 7061	6 Architecture Overview	1–3
Basic	Architecture	1–3
Virtua	l Memory Management	1-8
Data	Types	1–12
Instru	ction Set	1–14
Syste	m Support Features	1–15
μPD7061	6 Architecture Implementation	1-17
Proce	essor Features	1–17
Pipeli	ine Operation	1–18
Notationa	l Conventions	1-20
Nume	erical Values	1-20
Data	Organization	1-20
Memo	ory Organization	1-21
Abbre	eviations and Special Terminology	1-22
Section 2	Data Types	2–1
	ng	2–1
•	Addressing	2–1
•	ster Addressing	2–3
	ddressing	2-4
Data Typ	es	2-5
Signe	ed Integers	2–5
_	ned Integers	2-6
Bit		2–6
Short	Real	2–6
Long	Real	2–7
Decir	nal	2–7
Chara	acters	2–7
Bit Fi	elds	2–8
Bit St	trings	2-9
Stacks		2-9

Section 3	Register Set	3–1
Program	Register Set	3–3
Gene	eral Purpose Registers	3–3
_	ram Counter (PC)	3–3
Prog	ram Status Word (PSW)	3–3
Privilege	d Register Set	3–7
Stac	k Pointers	3–8
Syst	em Base Register (SBR)	3–8
Task	Register (TR)	3–9
Task	Control Word (TKCW)	3-9
•	em Control Word (SYCW)	3–11
Proc	essor ID Register (PIR)	3–12
Area	Table Registers	3–12
,	Area Table Base Registers (ATBR)	3–13
	Area Table Length Registers (ATLR)	
Add	ress Trap Registers	
	Trap Mode Register (TRMOD)	
	Address Trap Registers (ADTR)	
	Address Trap Mask Registers (ADTMR)	
Prog	gram Status Word 2 (PSW2)	3–15
Section 4	Address Spaces	4-1
Introduc	ction	4-1
Virtual A	Address Space	4-2
Sec	tions	4–3
Are	as	4-4
Pag	les	4–5
Address	Space Notes	4-6
Sec	tion Notes	4-6
Area	a Notes	4-7
Protect	ion	4–9
Exe	cution Levels	4-9
Area	a Protections	4–9
Pag	e Protections	4–9
Memory	Address Space	4–10
I/O Add	ress Space	4-10
1/0	Space Access	4–10
Virt	ual Address Space Mapping	4-10
Multiple	Virtual Address Spaces	4–11
Address	s Translation	4–13
Are	a Table Register Pair	4-14

Area T	ables	4-14
Are	ea Table Entries (ATE)	4–14
Page 1	Tables	4-15
Pag	ge Table Entries (PTE)	4–16
Section 5	Task Management	5–1
Context Sv	witching	5–1
Instruction	Set Support	5–3
Section 6	Instruction Formats and Addressing Modes	6–1
Instruction	Formats	6–1
Format	1	6-2
Format	II	6-3
Format	III	6–4
Format	IV	6-5
Format	: V	6–6
Format	: VI	6-7
Format	VII	6–8
Addressing	Modes	6–11
Calcula	ation of Bit Addresses	6–12
Addres	sing Mode Encoding	6–13
μPD70	616 Addressing Modes	6–15
Re	gister	6–16
Re	gister Indirect	6–17
Re	gister Indirect Indexed	6–18
Au	toincrement	6–19
	todecrement	6–20
	splacement	6-21
Dis	splacement Indexed	6-22
PC	Displacement	6-23
	Displacement Indexed	6–24
Dis	splacement Indirect	6-25
Dis	splacement Indirect Indexed	6–26
PC	Displacement Indirect	6–27
	Displacement Indirect Indexed	6–28
	uble Displacement	6–29
	Double Displacement	6-30
	ect Address	6–31
	rect Address Indexed	6–32
	rect Address Deferred	6–33
_	rect Address Deferred Indexed	6-34

	mmediate	6–35
	mmediate Quick	6–36
Addr	essing Mode Restrictions	6–37
Section 7	μPD70616 Instruction Set	
Section 8	Interrupts and Exceptions	8-1
System I	Base Table	8–1
Interrupt	and Exception Processing	8–3
Interrupt	ts	8-4
Exception	ons	8-4
μPD706	16 Exception Processing	8-5
Serio	ous System Faults	8-5
Syst	em Faults	8–5
Stac	k Invalid Exceptions	8-5
Mem	nory Management Exceptions	8-6
Instr	uction Exceptions	8-7
Arith	metic Exceptions	8-8
Softv	ware Debug Exceptions	8-9
Char	nge Execution Level Exceptions	8–11
Asyr	nchronous Traps	8–11
Emu	lation Mode Exceptions	8-12
Soft	ware Traps	8–13
Interrupt	/Exception Stack Formats	8-14
Exception	on Codes	8–19
Reset		8-20
Interrupt	t/Exception Nesting	8-21
Interrupt	t/Exception Stacks	8–27
Section 9	Software Debug Support	9-1
Instruction	on Trace	9-2
Instr	ruction Trace Control	9–2
Instr	ruction Trace Operation	9–2
Instr	ruction Trace Pending	9–2
UPD	DPSW.W Instruction	9–3
Instr	ruction Trace Note	9–3
Brookno	aint Trans	9_4

μPD70616 PROGRAMMER'S REFERENCE MANUAL

	Address Traps		9-5
		Operation	
		Registers	
		Setup	
		Generation	
		al Mode Address Traps	
		Stack Contents	
		Notes	
Sec	etion 10 V20/V3	30 Emulation Mode	
		al Address Modes	10-1
		ai Address Modes	10-1
		s Word (PSW2)	
		s word (r GW2)	10-2
		Option	10-4
		ation	10-4
		nstruction Set	10-4
		Summary	10-6
		- Emulation Mode	10-8
		D Emulation Mode	10-8
		de to Native Mode	10-9
		Space	10–9
		eration	10-9
	Translation Made N	9	10-10
	Emulation Mode N	Notes	10-10
Sec	ction 11 Function	onal Redundancy Monitor (FRM)	11–1
		tem Configuration	
	Functional Redund	dancy Monitor	11-2
		upt	11-3
			11-4
			11-6
Apı	pendix		
•	Appendix A	Instruction Set Summary	A-1
	Appendix B	Instruction Formats	B-1
	Appendix C	Addressing Mode Encodings	C 1

μPD70616 PROGRAMMER'S REFERENCE MANUAL

Section 1 Introduction

The μ PD70616 (V60) is the first member of a family of high performance CMOS 32-bit microprocessors. This section introduces the major features and capabilities of the μ PD70616.

V-Series

The V-Series is a set of original, high performance CMOS microprocessors. The V-Series consists of two distinct families, a family of high integration 16-bit microprocessors and a family of high performance 32-bit microprocessors.

The high integration family consists of the μ PD70108/116 (V20/V30) and the μ PD70208/216 (V40/V50) microprocessors. Using internal 16-bit data paths, these processors have been designed to improve system performance and reduced power consumption while maintaining software compatibility with the previous generation of 16-bit microprocessors.




Figure 1-1. V-Series Microprocessors

The high performance family of 32-bit V–Series microprocessors extend the performance capabilities of the 16-bit V–Series microprocessors. Beginning with the μ PD70616 microprocessor, these VLSI devices have been designed from scratch to take advantage of the ability to integrate nearly 400,000 transistors on a single die. The four main objectives which drove the design of the μ PD70616 architecture were:

- · general purpose architecture
- · application hardware support
- expandable
- high performance

These objectives were established in anticipation of the severe performance requirements that will be placed on 32-bit microprocessors by the next generation of applications.

Currently, microprocessors can be found in a wide variety of applications. Because the range of applications is continuing to grow larger, it is becoming increasing difficult for VLSI designers to predict what will be the requirements of the next generation of machines. This suggests that the design of a microprocessor must take into account flexibility, the ability to mold a microprocessor architecture into many different applications.

Support for high level languages is another design objective given the fact that software is increasingly written using high level languages. Operating systems will also need assistance from the architecture as the complexity and sophistication of both application and system software increases. Virtual memory is a necessary requirement as program complexity grows. Without the protection facilities of a virtual memory system, the development, debug and verification of a large software system would become nearly impossible.

For a variety of reasons, the next generation of applications will standardize on 32-bit architectures that can fit into each market segment. In office automation, it is the ability to manipulate text and numbers that sets one microprocessor over another. In the field of CAD/CAM, the ability to perform high speed numerical calculations dominates the other uses for the systems. In artificial intelligence applications, management of large virtual address spaces and pointers must be efficiently implemented.

At the same time, new applications must be accommodated by the architecture. The conventional architectures which are unable to adapt to an ever changing design environment will be quickly left behind. Microprocessors which do not implement a general purpose architecture, orthogonality or application support are doomed to failure. The $\mu PD70616$ microprocessor has been designed with these goals in mind. Unlike other 32-bit processors which are based on obsolete 8- or 16-bit architectures, the $\mu PD70616$ has introduced a new architecture rather than extending an architecture that is unsuited for VLSI implementation.

μPD70616 Architecture Overview

Generally speaking, the architecture of a computer refers to the structure and resources available to the programmer and more specifically to the instruction set, register set and address spaces. Thus the $\mu PD70616$ architecture refers to the $\mu PD70616$ microprocessor facilities and resources as viewed by the programmer. When the $\mu PD70616$ architecture is realized in silicon, it becomes an implementation of the architecture. Because of various economic and technical restrictions, the complete architecture may not be fully realized until some later date.

Basic Architecture

The basic μ PD70616 architecture is characterized by a general purpose register architecture based on thirty-two 32-bit general purpose registers. The large instruction set is designed to be orthogonal and make full utilization for the register resources. The large number of general purpose registers enables compilers to efficiently allocate registers to improve performance.

The µPD70616 has four execution levels to allow hardware to distinguish between programs with different levels of permissions. Level 0 has complete control of the hardware and is said to be privileged. The other three execution levels are non-privileged and the capabilities of programs at these execution levels is restricted.

Figure 1–2 shows the set of μ PD70616 registers, each being a full 32-bits in length. The register set is divided into two parts, the program register set and the privileged register set. Use of the program register set is unrestricted but system level permissions are required to access the privileged register set.

Program Register Set

The program register set consists of the thirty-two general purpose registers, the PC (program counter) and PSW (program status word). The general purpose registers are each identified by a register ID ranging from 0 to 31 and can be used as temporary storage, accumulators, stacks, base and index registers without restriction. General purpose registers can also be used with the floating point data type making the register set truly versatile.

Of the general purpose registers, three are implicitly selected by instructions and have alternate names. R31 is the SP (stack pointer) and points to the TOS (top of stack) for the current task context. R30 is the FP (frame pointer) and points to the frame activation record of the current procedure context. R29 is called the AP (argument pointer) and points to the list of arguments for the current procedure.

The PC is a 32-bit register that contains the address of the first byte of the current instruction.

The PSW is a 32-bit register which is shared by both the program and privileged register sets. The lower halfword (16-bits) of the PSW contains the condition codes for integer and floating point operations. The upper halfword of the PSW contains system information such as execution level and controls for the software debug and maskable interrupts. The PSW is shown in Figure 1–3.

· Privileged Register Set

Privileged registers are accessible by programs executing at execution level 0 and are used primarily by the operating system to manage the system. The privileged registers are broken down into four functional groups:

- stack pointers
- memory management registers
- system management registers
- software debug registers

Figure 1–2. μPD70616 Register Set

	Register Set	_	Privileged Register Set
R3	0 1 (SP:Stack Pointer)	31	LOSP (Level 0 Stack Pointer)
	0 (FP:Frame Pointer)	 	L1SP (Level 1 Stack Pointer)
R21	9 (AP:Argument Pointer)		L2SP (Level 2 Stack Pointer)
R21	8		L3SP (Level 3 Stack Pointer)
R2	7		ISP (Interrupt Stack Pointer)
R20	6		
R2:	5	31	
R24	4	٦	SBR (System Base Register)
R2:	3	<u> </u>	
R22	2	31	
R2	1		SYCW (System Control Word)
R20	0		
R19	9	31	TR (Task Register)
R18	3	——	TKCW (Task Control Word)
R17	7	L	THOM (TEER COMMON WORL)
R16	6		
R15	5	31	PIR (Processor ID Register)
R14		<u>L</u>	The (Freedom In Tragiotal)
R13	3	31	
R12	2		ATBR0 (Area Table Base Register 0)
R1	1		ATLR0 (Area Table Length Register 0)
R10)		ATBR1 (Area Table Base Register 1)
R9			ATLR1 (Area Table Length Register 1)
RB			ATBR2 (Area Table Base Register 2)
R7			ATLR2 (Area Table Length Register 2)
R6			ATBR3 (Area Table Base Register 3)
R5			ATLR3 (Area Table Length Register 3)
R4			
R3		<u>.</u> .	
R2		31	TRMOD (Trap Mode Register)
R1			ADTR0 (Address Trap Register 0)
Ro			ADTMR0 (Address Trap Mask Register 0)
			ADTR1 (Address Trap Register 1)
	0		ADTMR1 (Address Trap Mask Register 1)
PC (Prog	ram Counter)		AD IMINI (ADDIESS TIAD MASK REGISTER I)
	0	31	




Figure 1-3. PSW Format

Each of the execution levels has its own stack pointer with a separate interrupt stack pointer for a combined total of five stack pointers. The SP register is actually one of these registers depending on the current execution level. Each time the execution level changes or an interrupt occurs, the μ PD70616 will automatically save the current stack pointer and switch to the new stack pointer.

The memory management registers are used to keep the base address and length information for the memory resident address translation tables. The memory management register set consists of four pairs of area table base and length registers.

The system management registers are used to control to operation of the system. The task register points to the task control block of the current task context while the task control word defines the operating environment for the task. The system-wide operating environment for virtual address spaces and asynchronous traps is contained in the system control word. The system base register holds the base address of the system interrupt.exception vectors. PSW2 is the PSW used by emulation mode programs.

The five software debug registers are used for controlling address traps. One register is used as an enable for the traps and the other four consist of two pairs of address and address mask registers.

Instruction Formats

A $\mu PD70616$ instruction can range in length from 1 to 22 bytes depending on the type instruction, the number of operands and the operand addressing modes. The $\mu PD70616$ is a two address machine with the addressing mode assignment specified independently for each operand. Using independent operand addressing modes, a single ADD opcode can be used to implement register-register, memory-register and memory-memory operations.

· Addressing Modes

A large number of powerful addressing modes is another distinguishing characteristic of the μ PD70616 architecture. The μ PD70616 has 21 addressing modes for byte addressable data and 18 addressing modes for bit addressable data.

In addition to the standard addressing modes, other enhancements have been made. Three different size displacements can be specified allowing an assembler to optimize the size of the displacement field. Indirect memory addressing supports the use of pointers and any of the general purpose registers can serve as a base or scaled index register. To promote the use of position independent PC relative addressing, the PC can also be specified as a base register. Table 1–1 and Figure 1–4 depict the various addressing modes available.

Table 1-1. μPD70616 Addressing Modes

Addressing Mode	Syntax
Register	Rn
Register Indirect	[Rn]
Register Indirect Indexed	[Rn](Rx)
Autoincrement	[Rn+]
Autodecrement	[-Rn]
Displacement	disp [Rn]
PC Displacement	disp [PC]
Displacement Indexed	disp[Rn](Rx)
PC Displacement Indexed	disp[PC](Rx)
Displacement Indirect	[disp [Rn]]
PC Displacement Indirect	[disp [PC]]
Displacement Indirect Indexed	[disp[Rn]](Rx)
PC Displacement Indirect Indexed	[disp [PC]] (Rx)
Double Displacement	disp1 [disp2 [Rn]]
PC Double Displacement	disp1 [disp2[PC]]
Direct Address	/addr
Direct Address Indexed	/addr(Rx)
Direct Address Deferred	[/addr]
Direct Address Deferred Indexed	[/addr](Rx)
Immediate	#value
Immediate Quick	#value (1–15)

Addressing Mode Addressing Mode Operand Addressing Operand Addressing #value #value (0-15) Rn [Rn] [Rn](Rx) [Rn+] [-Rn] disp[Rn] disp[PC] disp[Rn](Rx) disp[PC](Rx) [disp[Rn]] [disp[PC]] [disp[PC]](Rx) [disp[Rn]](Rx) disp1[disp2[PC]] disp1[disp2[Rn]] /addr /addr(Rx) ١٩١ [/addr](Rx) [/addr] 86-219

Figure 1-4. Addressing Mode Operations

Virtual Memory Management

The μ PD70616 incorporates an on-chip MMU (memory management unit) which maps each 4GB virtual address space into a 16MB physical address space. The MMU permits each task to have an independent virtual address space or to share a subset with one or more other tasks. Protection, preventing tasks with insufficient privilege from accessing code or data, is also enforced by the MMU.

The linear 4GB virtual address space is divided into 4KB pages for the purpose of demand paging. Demand paging permits portions of the virtual address to be swapped out to low cost secondary storage. This allows programs to be written without regard to the amount of physical memory because the operating system and MMU provides an illusion of a full 4GB physical memory.

Address Space Structure

The size of a virtual address space can range as high as 4GB. An operating system is capable of managing multiple virtual address spaces where each space is independent or shared as shown in Figure 1–6. Address space sharing can be implemented at different levels depending on the individual requirements.

Each virtual address space is split into four 1GB sections. A section is the first unit of shared virtual address space. For example, sections 10 and 11 can be common to all tasks and contain the system utility and operating system programs while section 00 and 01 are unique to each task.

Each section is further divided into 1024 areas. An area is a 1MB region and can be shared between two tasks and used for inter-task communication.

An area is broken down into 256 pages, each 4KB in size. The page is the basic unit of memory management and the virtual memory facility is implemented by swapping pages.




Figure 1-5. μPD70616 Address Space




Figure 1-6. Multiple Virtual Address Spaces

· Protection Mechanisms

1.0

Protection mechanisms are implemented at the both the area and page levels. Area level protections compare the current execution level with the execution level required for the particular access. Page level protections are used to mark the page as readable, writable or executable. An access is permitted only when both protection criteria have been satisfied, otherwise a memory management exception will occur.

Address Translation

When virtual mode is enabled, virtual addresses must be translated into physical addresses before the access is performed. Address translation involves an area table register pair, an area table and a page table. Refer to Figure 1–7 for an example of address translation.

Figure 1-7. Address Translation

The 32-bit virtual address is split into fields for the purpose of address translation. First, the upper two bits are used to identify the section by selecting one of the four area table registers pairs. The area table register pair contains a the base address and length of the memory resident area table to be used in the next step of the translation.

Using the base address from the previous step, bits 20:29 of the virtual address are used as the offset into the area table to select the ATE (area table entry). The selected ATE contains the base address of the page table to be used in the second level of translation and the permissions required to access this area. If the access permissions are not met, the translation is aborted and an exception will occur.

Next, bits 12:19 of the virtual address are used as an offset in the page table to select a PTE (page table entry). The PTE contains the physical base address of the page, whether it is physical present and the page level access permissions.

If the page level protections are met, the access can occur and low order 12 bits of the virtual address are concatenated with the page base address obtained from the PTE to form the physical memory address.

Address translation and the associated table lookups are an inherently slow process and a hardware assist is required. Accesses to programs and data are generally sequential and localized. The μ PD70616 can take advantage of this and cache the last 16 address translations on-chip in a high speed TLB (translation look-aside buffer). If the section, area and page ID fields match an entry in the TLB and the permissions are satisfied, the address translation will occur immediately and without any performance penalty.




Figure 1–8. Virtual → Physical Address Translation

Data Types

The μPD70616 supports a wide range of data types and instructions to operate on each data type. These data types include not only the widely used integer and character string data types but also bit, bit field and bit string data types. The μPD70616 also supports IEEE standard floating point arithmetic as part of the basic instruction set.

· Signed Integer

Signed integers are represented in two's complement format in byte (8-bit), halfword (16-bit), word (32-bit) and doubleword (64-bit) sizes. A wide range of data transfer and arithmetic operations on signed integers are supported.

Unsigned Integer

Unsigned integers are available in byte (8-bit), halfword (16-bit), word (32-bit) and doubleword (64-bit) sizes. A wide range of data transfer, arithmetic and logical operations on unsigned integers are supported.

Floating Point

The µPD70616 floating point data types and operations conform to the IEEE 754 standard. Floating point data can be represented in either the short real (32-bit) or long real (64-bit) formats. Like integers, floating point data can reside in any of the general purpose registers. Instruction set support for floating point data types includes data transfer, arithmetic and conversion operations.

Pointer

In the μ PD70616 a pointer is represented as an unsigned 32-bit integer. Instruction set support for the pointer data type allows calculation of the effective address of operands for parameter passing.

Decimal

The decimal data type is used for calculations in BCD format. Addition, subtraction and conversion instructions are available for the decimal data type.

• Bi

The bit data type refers to a single bit within a word. Bits are typically used as Boolean variables and can be set, cleared, complemented and tested.

· Bit Field

Bit fields are variable length data structures that are a subset of the integer data types. Bit fields range from 0 to 32 bits in length and are used to pack signed and unsigned integers. Instructions are available to insert, extract and compare bit fields.

Bit String

Bit strings are variable length logical data structures ranging from 0 to 4 gigabits in length. Bit strings begin and end on any arbitrary bit boundary. Any logical operation can be performed on bit strings as well as searching bit strings for a 0 or 1 bit.

Character String

Character strings are used to efficiently manipulate text using either byte or halfword characters. Operations on character data include data transfer, comparison and searching.

Bit bit number Byte MSB LSB Integers Halfword LSB MSB Word LSB Doubleword MSB LSB Short Real R e a l s mantissa өхр Long Real D e c i Packed DL m Unpacked DH DL a I Character g Byte A+2n-3 A+2n-2 A+1 Halfword 'B' Bit Field Bit String

Figure 1-9. Data Type Formats

Instruction Set

Besides the comprehensive instruction set for each of the data types, the μ PD70616 instruction set contains support for high level languages, context switching and other applications. Instructions which manipulate system hardware or data structures are privileged and require the processor to be at execution level 0.

· Control Transfer

Control transfer instruction set support includes conditional and unconditional branches, looping and subroutine call/return instructions.

· Procedure Calling

Procedure calling is an important requirement for the efficient execution of high level languages. The $\mu\text{PD70616}$ supports procedure calls and returns as well as instructions for the management of the local stack frames. Figure 1–10 is an example of a typical procedure call and return.

Context Switching

Rapid switching of task contexts is a requirement of any multi-tasking operating system. The µPD70616 instruction set supports this requirement by loading and storing task contexts with a single instruction.

· Virtual Memory Management

Virtual memory requires the maintenance of translation tables and the TLB (translation look-aside buffers). A number of instructions are dedicated to read and update table entries, translate a virtual address to a physical address and control the operation of the memory management unit.

Input/Output

Input/output instructions are used to communicate with external peripheral devices in the I/O address space. Peripherals can be accessed either using the standard I/O instructions or via the virtual I/O facility by any instruction that references memory.

Multiprocessing

In order to support the efficient implementation of multiprocessor systems, the instruction set primitives for test and set and compare and exchange operations are provided.




Figure 1-10. Procedure Call/Return

System Support Features

System support features are those facilities that assist in the development of both system and application software. The $\mu PD70616$ provides a number of aids for the implementation of operating systems and the debug of programs.

Asynchronous Traps

Asynchronous traps are designed to simplify the implementation of multi-tasking operating systems. Many operating system services are interrupt driven and a dilemma is presented by how to inform the operating system of asynchronous events in a well defined and consistent manner. Asynchronous traps provide this consistent interface between operating system routines.

This communication between operating system routines is called an AST (Asynchronous System Trap). The ATT (Asynchronous Task Trap) is a similar facility used by the operating system to inform a task of an event.

· Software Debug Support

As the size and complexity of application and system software grows, so to does the task of debugging the program. The µPD70616 architecture provides three powerful software debug aids designed to minimize the amount of time spent debugging programs. Instruction trace and instruction breakpoints are standard tools used in software debug. In addition, a powerful tool called address traps is also available. Address traps combine a region of addresses with the type access (read/write/execute). Each memory access is checked and a trap will occur whenever the trap criteria is met. The capabilities are further enhanced by providing two independent sets of address trap registers for use in software debug.




Figure 1-11. Address Traps

Active address trap range

μPD70616 Architecture Implementation

The μPD70616 is the first realization of the V-Series 32-bit architecture in a high performance CMOS VLSI process.

Processor Features

In addition to the implementation of the 32-bit V–Series architecture, the μ PD70616 includes the following additional features:

· Emulation Mode

Emulation mode allows software developed for the μ PD70108/116 (V20/V30) microprocessors to be executed. Emulation mode is directly compatible with object code and no re-assembly or re-compliation is required. During emulation mode, all of the software debug, memory management and protection mechanisms are fully functional, thus multiple emulation mode programs can co-exist in the same virtual address space without interference.

Functional Redundancy Monitor (FRM)

A functional redundancy monitor is a technique used to increase the reliability of a system by allowing a redundant processor to check the operation of the master processor. Using FRM techniques, the design of fault tolerant computing systems is simplified.




Figure 1-12. Functional Redundancy Monitor

Pipeline Operation

The concurrent processing of multiple instructions is made possible by using independent functional units with interlocks. Extensive instruction pipelining is used in the $\mu PD70616$ to keep each functional unit busy and maximize the instruction throughput. Each instruction utilizes the following functional blocks during the course of execution:

• PFU (Pre-fetch Unit)

The pre-fetch unit is designed to load the 16 byte instruction queue from external memory during idle bus periods. Since instruction execution is generally a sequential process, the latency to fetch an instruction from memory can be reduced to zero if the instruction is found in the pre-fetch queue.

IDU (Instruction Decode Unit)

Pre-fetched instructions are fed to the instruction decode unit to be decoded. Each instruction is examined for operands and the addressing mode information is stripped out and sent to the effective address generator to calculate the addresses for processing. The decoded instruction is then queued up for processing by the execution unit.

EAG (Effective Address Generator)

The effective address generator uses a high speed multi-way adder to quickly compute the virtual address of an operand and sends it to the memory management unit for translation.

MMU (Memory Management Unit)

In the virtual mode, addresses must be converted to a physical address. Using a 16 entry TLB (translation look-aside buffer) and pipelining the address translation, the effective address translation time is zero. Meanwhile, in parallel with the address translation, the access permission is verified. The output of the MMU is a physical address for the bus control unit.

• BCU (Bus Control Unit)

The bus control unit acts the interface for each internal bus requester. Additional logic allows the BCU to re-run faulty bus cycles in the event of an memory ECC error and to use a short cycle bus mode for accessing fast cache memories. The functional redundancy monitor is also implemented in the BCU.

EXU (Execution Unit)

The actual execution of an instruction occurs in the execution unit. Instruction execution begins when the instruction has been decoded and all operands have been fetched. The EXU is composed of a 32-bit microprogrammable ALU with the thirty-two general purpose registers, and a high speed barrel shifter.




Figure 1–13. μ PD70616 Functional Blocks and Pipeline

Notational Conventions

The terminology and abbreviations used in this document are defined for the reader's convenience in this section.

Numerical Values

Numerical values are normally expressed as decimal numbers, but it is sometimes clearer to use other notations. The suffixes 'b' and 'H' will sometimes be used to indicate numbers written in binary (base 2) and in hexidecimal (base 16). This provides three ways of writing numbers. For example, the (decimal) number 118 can be represented as 01110110b or 76H.

The prefixes "kilo", "mega" and "giga" are also widely employed. They correspond to the following values:

 Symbol
 Prefix
 Value

 K
 kilo
 1,024 = 2¹⁰

 M
 mega
 1,048,576 = 2²⁰

 G
 giga
 1,073,741,824 = 2³⁰

Table 1-2. Numeric Prefix Values


Data Organization

The fundamental unit for the addressing of data in memory is the byte. Data that spans multiple bytes are addressed by the address of the least significant byte.

Byte Representation

A byte consists of eight bits which are numbered from right to left starting with 0. When a byte contains an integer, the MSB (most significant bit) is bit 7 and the LSB (least significant bit) is bit 0.


Figure 1–14. Bit Position within a Byte



· Multiple Byte Representations

When representing larger data types, the ordering of bits and bytes is again from right to left. The rightmost bit is the LSB and the leftmost bit is the MSB. The rightmost byte is the least significant byte and its address is used to access the data.

Figure 1-15. Multiple Byte Representations




Bit Expressions

Bits are expressed by a bit number. When expressing several consecutive bits within a register or memory location, the bit field expression is used. For example, the bits from bit position 3 to bit position 5 can be identified as bits 3:5.

· Register Expressions

Registers are fixed length internal data storage locations. Like memory, registers consist of bits and bytes starting from and numbered from the left. Data stored in a register has the same representation as when that data is stored in memory.

Figure 1-16. Register Representation



Memory Organization

Addresses

Each byte in memory is identified by an address. Starting from address 0, addresses are assigned sequentially up to address 4,294,967,295 (232 – 1, or 4 gigabytes). Before address translation, an address is a virtual address while after address translation it is a memory or I/O physical address.

Data Organization

Data is stored in memory in byte units with the address of the lowest byte used to address the data. For example, in Figure 1–18, a word is a four byte data structure and is addressed by the least significant byte of the word.

Bit Data

Data types that use a bit addressing mode require a 35-bit address. A bit address consists of 32 bits used to address the byte while the remaining 3 bits are used to select the bit within the byte. A bit address can be formed by simply appending the bit offset within a byte to the byte address.

Data in Memory

When the address of data is a multiple of the size of the data type in bytes, the data is said to be aligned. Byte data is always aligned and halfword, word, doubleword and quadword data are aligned when they have addresses that are a multiples of 2, 4, 8 and 16 respectively. Semi-quadword data is a special case and is aligned on quadword boundaries.

In some special cases, instructions and data must be aligned. However, generally there are no alignment requirements and only the performance is affected by not aligning data on its boundary.

Abbreviations and Special Terminology

• μPD70616

The terms $\mu PD70616$ architecture and $\mu PD70616$ microprocessor are used throughout this document. The $\mu PD70616$ architecture is used to refer to the specification of the 32-bit V–Series microprocessor family. The term $\mu PD70616$ microprocessor is used to refer to the silicon implementation of this architecture.

UNPREDICTABLE

The results of an operation designated by the word "UNPREDICTABLE" may vary, depending on the implementation of the processor. Such operations are considered abnormal and illegal, and there is no quarantee that the operation will be handled consistently across all microprocessors.

MBZ (Must Be Zero)

MBZ indicates that all the bits in the specified data field must be 0. If software sets a value which is non-zero, the results are UNPREDICTABLE.

• RFU (Reserved for Future Use)


RFU indicates that a data field is reserved for future use by NEC. Fields marked as RFU are implicitly selected as MBZ. Software which uses such fields is not portable and the results of such use are UNPREDICTABLE.

3GB
2GB
Addresses

1GB

Figure 1-17. Address Space Representation

Figure 1-18. Byte Addressed Data



Section 2 Data Types

This section describes the hardware supported data types of the μ PD70616 microprocessor. A total of eight separate fixed and variable length data types are supported by the μ PD70616 microprocessor. Fixed length and variable length data types are distinguished by two major characteristics. Fixed length data types have a size characteristic that is constant and determined by the instruction opcodes. Variable length data types are dynamic data structures whose length can vary during program execution.

Another distinguishing characteristic is that the fixed length data types may reside in either the general purpose register set or in memory. Variable length data types can be represented in their entirety only as memory resident data types.

Fixed Length Data Types

- Integer
- Unsigned Integer
- Bit
- · Floating Point
- Decimal


Variable Length Data Types

- Character String
- Bit String
- Bit Field


Also important is the organization of the data types. Data type organization describes the layout of a data type in a register or in memory. The µPD70616 architecture is flexible in that both byte and bit addressing modes are available. Byte addressing uses the byte (8-bits) as the basic addressing unit and supports the byte aligned data types. Bit addressing is a special addressing mode using the bit as the basic addressing unit and supports the bit aligned data types (bit fields and bit strings).

Byte Addressing

The addressing model for the μ PD70616 virtual address space is based on the unit of a byte. The μ PD70616 address space is viewed as a sequence of bytes starting from location 0 and continuing linearly to the location $2^{32} - 1$. All memory management, instruction fetches, stack operations and software debug operations use byte addresses.




Byte addressing is also used for fixed length data types and for the variable length character string data type. These data types share the characteristic that they are always aligned on a byte boundary, irregardless of the size of the data type. Since byte addresses are 32-bits wide, a byte address corresponds to the location of a byte anywhere within a four gigabyte virtual address space.



Byte aligned memory operands are physically accessed using one of four access types, each of which can be located anywhere within the virtual address space without restriction. However, instruction throughput is optimized when an access type is aligned on a boundary that is a multiple of its size in bytes.


Byte

A byte consists of 8 contiguous bits starting on any byte boundary. The individual bits within a byte are labeled 0 to 7 with bit 0 designated as the LSB (least significant bit) and bit 7 as the MSB (most significant bit). A byte is completely identified by its address.




Halfword

A halfword consists of 16 contiguous bits starting on any byte boundary. The individual bits within a byte are labeled 0 to 15 with bit 0 designated as the LSB (least significant bit) and bit 15 as the MSB (most significant bit). A halfword occupies two contiguous bytes and is identified by the address of the low order byte.




Word

A word consists of 32 contiguous bits starting on any byte boundary. The individual bits within a byte are labeled 0 to 31 with bit 0 designated as the LSB (least significant bit) and bit 31 as the MSB (most significant bit). A word occupies four contiguous bytes and is identified by the address of the low order byte.




Doubleword

A doubleword consists of 64 contiguous bits starting on any byte boundary. The individual bits within a byte are labeled 0 to 63 with bit 0 designated as the LSB (least significant bit) and bit 63 as the MSB (most significant bit). A doubleword occupies eight contiguous bytes and is identified by the address of the low order byte.



Fixed length data types can also reside in one the $\mu PD70616$ general purpose registers. In place of a byte address, a register number is used to identify the to be the source or destination for an operand. All fixed length data types can fit in a register or pair of consecutive registers. The organization of the four data access types in the register set is shown below:




The lengths of the byte and halfword access types are shorter than the register length. These access types are right justified within the register. Only the lower portion of the register corresponding to the access type is significant and the upper portion will remain unaffected.


In the case of the doubleword access type, the operand occupies a pair of general purpose registers. The lower numbered register contains the least significant word while the higher numbered register contains the most significant word. However, since R31 cannot be used as the least significant register of a doubleword register pair, the results of using R31 as the source or destination operand of a doubleword access type is unpredictable.

Bit Addressing


Bit addressing is employed to address data structures that are bit aligned, i.e., are aligned on an arbitrary bit boundary. However, unlike byte addressing which uses the byte as the atomic unit for memory addressing, bit addressing uses the bit as the basic addressing unit. Instead of using a four gigabyte virtual address space, bit addressing views the virtual address space as a thirty-two gigabit address space.




To address an arbitrary bit within a thirty-two gigabit address space requires a 35-bit address since there are 232 bytes, each containing eight bits. A bit address is composed of two separate components, a 32-bit byte base address and a 32-bit bit offset. These components are combined to generate the 35-bit bit address.



The byte address is zero extended on the right to 35-bit length. The **bwb** (bit within byte) field is initialized to zero to address the first bit (bit 0) within the byte. The sign extended 32-bit bit offset is added to form the bit address.



Once formed, the upper 32-bits of the bit address is used to identify the byte address of the operand with the lower three bits identifying the bit offset within the byte. The process of bit address generation is shown below:



Data Types

The μPD70616 recognizes a wide variety data types, typical of those utilized in most applications. Supported data types are listed below in Table 2.1.

Table 2.1. μPD70616 Data Types

	Data Type	Length
Bit Data	bit	1-bit
	byte	8-bits
	halfword	16-bits
Integer	word	32-bits
	doubleword	64-bits
	byte	8-bits
Unsigned Integer	halfword	16-bits
Chaighed integer	word	32-bits
	doubleword	64-bits
	short real	32-bits
Floating Point	long real	64-bits
	byte string	8-bit characters
		1 to 4 gigacharacters
Character String	halfword string	16-bit characters
		1 to 2 gigacharacters
Rit String		bit variable
Bit String		1 to 4 gigabits
Bit Field		bit variable
DIL F 1610		0 to 32 bits

Signed Integers

Signed integers are expressed in two's complement binary notation. Four signed integer lengths are supported, byte, halfword, word and doubleword. Signed integer representation consists of a sign bit field and a magnitude field. The MSB (most significant bit) of a signed integer is the sign bit and indicates whether the number is positive or negative. The magnitude field contains the absolute value or magnitude of the signed integer.

Data Type	<u>Range</u>
Byte	–128 ~ 127
Halfword	– 32768 ~ 32767
Word	-2147483648 ~ 2147483647
Doubleword	-9223372036854775808 ~ 9223372036854775807

Unsigned Integers


Unsigned integers represent natural numbers (non-negative integers) in binary notation. There are four unsigned integer data types: byte, halfword, word, and doubleword. Unsigned integers consist of only a magnitude field which is the same size as the data type. Unsigned integers are also used to represent the logical data types used for the bitwise logical operations.

Data Type	<u> Hange</u>
Byte	0 ~ 255
Halfword	0 ~ 65535
Word	0 ~ 4294967295
Doubleword	0 ~ 18446744073709551615

Bit

Bit data is often used to efficiently store data for control purposes. In the μ PD70616, bit data is identified by a byte base address and a separate bit offset. The byte base address component selects the address of the word that contains the bit in question. The addressing mode is used to determine whether the operand is in a general purpose register (register addressing mode) or memory (all other addressing modes).

The bit offset is then used to identify the particular bit within the register/word that is to be manipulated. The bit offset is specified as a value in the range of [0..31]. Specifying any other value for the bit offset will cause an exception.




As a fixed length data type, bit data can reside in either a register or in memory. It is also possible to manipulate bit data using the bit string or bit field data types by specifying a length of 1 for these variable length data types.

Binary Floating Point

Binary floating point formats provide a wide range of numerical values over a specified level of precision. Floating point data types are useful for scientific and engineering calculations, numerical control, and any application requiring high performance numeric calculations such as graphics. The µPD70616 microprocessor supports basic floating point operations on two IEEE compatible binary floating point formats.


Short Real

The short real data type is a 32-bit binary floating point representation conforming to the IEEE single precision format. The short real format consists of a mantissa sign bit, an 8-bit biased exponent and a 23-bit mantissa as shown below:



Long Real

The long real data type is a 64-bit binary floating point representation conforming to the IEEE double precision format. The long real format consists of a mantissa sign bit, an 11-bit biased exponent and a 52-bit mantissa as shown below:



Decimal Data Type

The decimal data type is used for the manipulation of both packed and unpacked decimal numeric strings. The decimal data type divides each byte into two 4-bit fields (nibbles). In the packed decimal representation, each 4-bit field is assumed to contain a valid BCD (binary code decimal) digit in the range [0..9]. In the unpacked (or zoned) decimal representation, only the lower 4-bit field is assumed to contain a digit and the higher 4-bit bit field is called the zone field.

When a nibble is expected to contain a digit, only the valid BCD values [0..9] can be specified. Any other value will cause an illegal decimal format exception to occur. There is no restriction on the contents of the zone field.

Character Strings

Two types of character strings are recognized by the μ PD70616 microprocessor, byte character strings and halfword character strings. Byte character strings are used to express standard ASCII text. Halfword character strings are also supported to express text needing a much wider range of characters than available with an 8-bit character set.

Instructions are provided for operating on character strings of either type and include:

- transfer
- comparison
- scanning
- skipping

Being a variable length data structure, a character string is fully defined by:

- the address of the start of the string
- · the number of characters in the string

In addition to the above attributes, a character string must also obey the following restriction:


• the sum of the starting address and the length of a character string (in bytes) must be less than 232 - 1

Note that the number of characters and the length of a byte character string are the same while a halfword character has a byte length twice the number of characters in the string.


Some instruction permit specifying the direction of string processing. The direction within a character string in which addresses become larger is called the upward direction while the direction in which addresses become smaller is the downward direction. In all cases the ordering of characters within the string is in the upward (increasing addresses) direction. Only the direction of processing changes.

Examples of both byte and halfword character strings are shown below.

Byte character string (N=4)



Halfword character string (N=2)




Bit Fields

Bit fields are a variable length data structure used to represent signed (two's complement notation) and unsigned integers in a compact format. An instance of the bit field data type can take any length between 0 and 32 bits, starting at any bit position in memory and subject only to the constraint that the bit field not span a length of greater than four bytes. As with the integer data types, bit 0 of a bit field is the least significant bit and in the case of signed bit fields, the most significant bit is the sign bit.

Being a variable length data structure, a bit field is fully defined by:

- · the bit address (B) of the start of the bit field
- the length in bits



An integer x can be expressed in a bit field of length N if and only if

$$-2(N-1) \le x < 2(N-1)$$
 (signed)
0 \le x < 2(N-1) (unsigned)


The integer value of a bit field of length 0 is zero.

Bit Strings

A bit string is a variable length logical data structure containing 0 to $2^{32} - 1$ bits. Applications of bit strings abound in applications as diverse as window management in bit-mapped graphic displays and for implementing set operations in high level languages.

Bit strings are treated as a logical data type with a full complement of monadic and dyadic operations defined. Being a variable length data structure, a bit string consists of the following two components:

- · bit address (B) of the start of the bit string
- · the length in bits



Like the character strings, the μ PD70616 instruction set permits specifying the direction of bit string processing. The direction within a bit string in which addresses become larger is called the upward direction while the direction in which addresses become smaller is the downward direction.

Stacks

1.0

stack is last-in-first-out (LIFO) data structure. The μPD70616 uses a push-down stack for a number of purposes including:

- subroutine return addresses
- saving program state during an interrupt or exception.
- allocation of local variables during a procedure call

In the μ PD70616, register R31 is the default stack pointer and is always assumed to be pointing to the current top of the stack (TOS). Before pushing new data on the stack, the stack is first decremented before copying the operand to the new TOS. In a similar manner, a stack pop operation will remove the current TOS and then increment the stack pointer.

The default stack pointer (R31) is assumed to a word (32-bit wide) stack. Any general purpose register can also be used to implement a stack by means of the autoincrement and autodecrement addressing modes.

Section 3 Register Set

The μ PD70616 has a large number of general purpose and special purpose registers which are described in this section. The μ PD70616 register set is divided into two categories. The **program register** set represents the set resources available to the application or user while the system programmer has in addition to the program register set the full resources of the **privileged register** set.

The program register set consists of the following 32-bit registers:

•	general purpose registers	R0 – R28
•	argument pointer (AP)	R29
•	frame pointer (FP)	R30
	stack pointer (SP)	
	program counter	
	program status word (lower halfword)	

The privileged register set consists of the following additional registers (grouped by function):

Address Translation

- area table base registers 0 3......ATBR0 ATBR3
- area table length registers 0 -3.....ATLR0 ATLR3

Stack Pointers

- level 0 3 stack pointers.....L0SP L3SP
- interrupt stack pointer.....ISP

Debugging Registers

- trap mode register.....TRMOD
- address trap registers......ADTR0 ADTR1
- address trap mask registers......ADTMR0 ADTMR1

Miscellaneous Registers

•	program status word (upper halfword)	PSW[31:16]
	system base register	
	system control word	
	task register	
	task control word	
	processor ID register	
•	V20/V30 emulation mode PSW	PSW2

Figure 3–1. μPD70616 Register Set

0	31
R31 (SP:Stack Pointer)	LOSP (Level 0 Stack Pointer)
R30 (FP:Frame Pointer)	L1SP (Level 1 Stack Pointer)
R29 (AP:Argument Pointer)	L2SP (Level 2 Stack Pointer)
R28	L3SP (Level 3 Stack Pointer)
R27	ISP (Interrupt Stack Pointer)
R26	
R25	31
R24	SBR (System Base Register)
R23	
R22	31
R21	SYCW (System Control Word)
R20	•
R19	31 TR (Task Register)
R18	TKCW (Task Control Word)
R17	
R16	
R15	PIR (Processor ID Register)
R14	The first of the f
R13	31
R12	ATBR0 (Area Table Base Register 0)
R11	ATLR0 (Area Table Length Register 0)
R10	ATBR1 (Area Table Base Register 1)
R9	ATLR1 (Area Table Length Register 1)
R8	ATBR2 (Area Table Base Register 2)
R7	ATLR2 (Area Table Length Register 2)
R6	ATBR3 (Area Table Base Register 3)
. R5	ATLR3 (Area Table Length Register 3)
R4	
R3	
R2	31 TRMOD (Trap Mode Register)
R1	ADTR0 (Address Trap Register 0)
RO	ADTMR0 (Address Trap Mask Register 0)
	ADTR1 (Address Trap Register 1)
0	ADTHRI (Address Trap Register 1) ADTMRI (Address Trap Mask Register 1)
PC (Program Counter)	אטוווותו (אטטוססט וומף ווומטא הסקוטוטו ו)

Program Register Set

The program register set consists of the general purpose registers, the program counter (PC) and the program status word (PSW). Each of these registers is 32-bits wide and are available for use by application programs.

General Purpose Registers

The general purpose register set consists of thirty-two registers (R0 – R31) each 32-bits in width. A general purpose register can be used as an accumulator, base register, index register or to hold intermediate calculations. General purpose registers can be used at any execution level without restriction.

Three of the general purpose registers are reserved for specific purposes by certain instructions. R29 is called the argument pointer (AP) and is used to point to the list of procedure arguments by the CALL instruction. R30 is the frame pointer (FP) and is used to point to the current stack frame (work area for local variables and parameters) for currently executing procedure. R31 is the stack pointer (SP) and contains a pointer to the word on the current top stack (TOS).

The stack pointer is not a single register, but rather a cache of five registers separate stack pointers, one for each of the four execution levels and an interrupt stack pointer. The current execution level and external events such as interrupt and exceptions determine which of the five stack pointers is in use as the current stack pointer.


In addition to the AP, FP, and SP registers, other general purpose registers are required by string instructions to allow the instruction to resumed following an interrupt or exception. In this case, registers are reserved for use starting from R28 and allocated in a downward direction.

'rogram Counter

The program counter (PC) is a register which contains the memory address of the first byte of the instruction currently being executed. The PC contains a virtual address in the virtual address mode and a physical address in the real address mode.

The PC is a 32-bit register which cannot be directly read or written. However, the contents of the PC can be examined by the instruction

```
movea 0[pc], dest -- compute the effective address using the -- pc with no displacement
```



bits 31:0 PC The address of the first byte of the currently executing instruction. The PC contains a virtual address in the virtual address mode, a physical address in the real address mode.

Program Status Word

The program status word (PSW) is a 32-bit register containing program status and control information. The PSW is divided into upper and lower halfwords with the upper halfword being modified only by means of the privileged UPDPSW.W instruction. The lower halfword of the PSW has two fields containing the integer and floating point ondition codes. The upper halfword contains the processor control and status fields for the currently executing task.

The contents of the PSW can be read regardless of the execution level. The PSW is modified according to the following conditions:

- · the integer and floating point condition codes can be modified using the UPDPSW.H instruction
- the control and condition code fields can be modified at execution level 0 by the privileged UPDPSW.W instruction
- the status field is modified by the execution of certain instructions such as CHLVL and RETIS

31 30 29 2	28 27 26	25 24 23	19 18 17 16	15 13		98	7	4 3 2 1 0
A A T M	I T I S P P	EL RFU	I A T	RFU	F F F C V D V	UP	RFU	C V S Z
bit 0	Z	Z = 0 re	lag indicates if esult is non-zer esult is zero		ts of the	operati	on were ze	ero.
bit 1	S	(unsigned). $S = 0$ re	flag indicates esult is positive esult is negative	or zero o	r MSB is	_	ve (signed	l) or if the MSB is set
bit 2	OV	OV = 0 n	flow) flag indic o overflow verflow	ates if an	overflow	occurr	ed.	
bit 3	CY	operation. CY = 0 n	y) flag indicate o carry (borrow arry (borrow) w	v) generat	ted	orrow w	vas genera	ated as a result of the
bits 4:7	RFU	Reserved for	future use					
bit 8	FPR	FPR = 0	ecision) flag ind xact result nexact result	licates the	e exactne	ess of a	a floating po	oint operation.
bit 9	FUD	point operation FUD = 0 r	, •	t underflo)W		ccurred as	the result of a floating
bit 10	FOV	floating point FOV = 0 r	, -	t overflow	v	an ove	erflow occi	urred as a result of a

bit 11	FZD	The FZD (z	ero divide) flag indicates if a zero division took place.
		FZD = 0 FZD = 1	no floating point zero divide a floating point zero divide occurred
bit 12	FIV	The FIV (in	valid) flag indicates the occurrence of an invalid floating point operation.
		FIV = 0 FIV = 1	no invalid operation occurred invalid operation occurred
bits 13:15	RFU	Reserved	for future use
bit 16	TE	The TE (tra	ace enable) flag enables and disables instruction trace.
		TE = 0 TE = 1	instruction trace disabled instruction trace enabled
bit 17	ΑE	The AE (ad	ddress trap enable) flag is a global enable/disable for the address trap logic.
		AE = 0 AE = 1	address traps disabled address traps enabled
bit 18	ΙE	The IE (in maskable	terrupt enable) flag permits software to selectively enable and disable interrupts.
		IE = 0 IE = 1	maskable interrupts disabled maskable interrupts enabled
bits 19:23	RFU	Reserved	for future use
bits 19:23 bits 24:25			for future use recution level) field contains the value of the current execution level.
		The EL (ex EL = 00 EL = 01	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1
		The EL (ex	xecution level) field contains the value of the current execution level. execution level 0 (privileged)
		The EL (ex EL = 00 EL = 01 EL = 10 EL = 11 The IP (in	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1 execution level 2
bits 24:25	EL	The EL (ex EL = 00 EL = 01 EL = 10 EL = 11 The IP (in	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1 execution level 2 execution level 3 struction pending) flag indicates whether or not an instruction has been
bits 24:25	EL	The EL (ex EL = 00 EL = 01 EL = 10 EL = 11 The IP (in interrupted IP = 0 IP = 1) The TP (11	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1 execution level 2 execution level 3 struction pending) flag indicates whether or not an instruction has been and should be resumed. no instruction pending
bits 24:25 bit 26	EL	The EL (ex EL = 00 EL = 01 EL = 10 EL = 11 The IP (in interrupted IP = 0 IP = 1) The TP (11	execution level) field contains the value of the current execution level. execution level 0 (privileged) execution level 1 execution level 2 execution level 3 struction pending) flag indicates whether or not an instruction has been and should be resumed. no instruction pending instruction pending race pending) flag controls the guarantees the occurance of a single
bits 24:25 bit 26	EL	The EL (executed by the EL = 00) EL = 01 EL = 10 EL = 11 The IP (in interrupted by the IP = 0) IP = 1 The TP (in instruction of IP = 0) TP = 1	execution level 0 (privileged) execution level 1 (privileged) execution level 1 (privileged) execution level 2 (privileged) execution level 2 (privileged) execution level 3 (privileged) execution pending) flag indicates whether or not an instruction has been and should be resumed. no instruction pending instruction pending instruction pending race pending) flag controls the guarantees the occurance of a single trace for each instruction. instruction trace not pending instruction trace pending terrupt stack) flag indicates whether the current processor context is in the

bit	29	EM	The EM (er	mulation mode) flag indicates the current processor mode.
			EM = 0 EM = 1	native mode emulation mode
bit	30	ATA		asynchronous task trap active) flag indicate whether an asynchronous task ssing is in progress.
			ATA = 0 ATA = 1	ATT processing not in progress ATT processing in progress
bit	31	ASA		asynchronous system trap active) flag indicate whether an asynchronous processing is in progress.
æ			ASA = 0 ASA = 1	AST processing not in progress AST processing in progress

Privileged Register Set

Twenty-two 32-bit registers make up the μ PD70616 privileged register set. The privileged register set controls the execution environment and are accessible only to programs executing at privilege level 0.

The contents of privileged registers are examined and modified using the load privileged register (LDPR) and store privileged register (STPR) instructions. Each privileged register is assigned a register ID number (figure 3–2) which is used to identify the source or destination privileged register.

Figure 3–2. Privileged Register ID Numbers

ID	Drivilla and Doni	••••	Permissible	Permissible Operations		
ן טו	Privileged Regis	ster	LDPR	STPR		
0	ISP	Interrupt Stack Pointer	0	0		
1	LOSP	Level 0 Stack Pointer	0	0		
2	L1SP	Level 1 Stack Pointer	0	0		
3	L2SP	Level 2 Stack Pointer	0	0		
4	L3SP	Level 3 Stack Pointer	0	0		
5	SBR	System Base Register	0	0		
6	TR	Task Register	_	0		
7	SYCW	System Control Word	0	0		
8	TKCW	Task Control Word	0	. 0		
9	PIR	Processor ID Register	_	0		
10–14		Reserved for future use	Х	X		
15	PSW2	Emulation Mode Program Status Word	0	0		
16	ATBR0	Area Table Base Register 0	0	0		
17	ATLR0	Area Table Length Register 0	0	0		
18	ATBR1	Area Table Base Register 1	0	0		
19	ATLR1	Area Table Length Register 1	0	0		
20	ATBR2	Area Table Base Register 2	0	0		
21	ATLR2	Area Table Length Register 2	0	0		
22	ATBR3	Area Table Base Register 3	0	0		
23	ATLR3	Area Table Length Register 3	0	0		
24	TRMOD	Trap Mode Register	0	0		
25	ADTR0	Address Trap Register 0	0	0		
26	ADTR1	Address Trap Register 1	0	0		
27	ADTMR0	Address Trap Mask Register 0	0	0		
28	ADTMR1	Address Trap Mask Register 1	0	0		
29–31		Reserved for future use	X	X		

85-050


In addition to the LDPR and STPR instructions, other privileged instructions may also implicitly select a privileged register as an instruction operand.

Stack Pointers

The stack pointer (R31) is part of the program register set and contains the virtual address of the current top of stack. In actuality, there is a cache of five independent stack pointers, one for each of the four execution levels and a separate interrupt stack pointer. The stack pointer selected when R31 is referenced by an instruction is determined by the value of the PSW IS and EL fields as defined below:

IS	EL	Selected Stack Pointer
0	00	level 0 stack pointer
0	01	level 1 stack pointer
0	10	level 2 stack pointer
0	11	level 3 stack pointer
1	00	interrupt stack pointer
1	01	undefined
1	10	undefined
1	11	undefined


Programs at execution level 0 can access any of the stack pointers by means of the LDPR and STPR instructions. Load and store operations to R31 only affect the stack pointer for the current execution level.



bits 0:31 SP The SP (stack pointer) contains the 32-bit virtual address to the current top of stack.

System Base Register


The System Base Register (SBR) contains the pointer to the first entry of the system base table. The system base table is a table of vectors used for interrupt and exception processing. The system base register contains the physical address of the start of this table which must be aligned on a page boundary.



bits 0:31 SBA The SBA (system base address) is the physical address of the system base table. The system base table is aligned on a page boundary and the twelve low order bits (bits 0:11) must be zero, otherwise the results are UNPREDICTABLE. The upper eight bits (bits 24:31) are unused by the µPD70616 but should zero for compatibility with future microprocessors.

Task Register


The Task Register (TR) holds the virtual address of the task control block (TCB) for the currently installed context. The Task Register is a 32-bit read-only register and is loaded automatically by the load task context instruction.



bits 0:31 TCBB (Task Control Block Base) is the virtual address of the TCB for the current context. A task control block must be aligned on a word boundary, thus TCBB field (bits 0:1) must be zero, otherwise the results are UNPREDICTABLE.

Task Control Word

The Task Control Word (TKCW) contains task specific information and is swapped in and out out as part of the task context.



bit 6	FVT	The FVT (floating point overflow trap enable) flag selects the desired	mode for the
		handling of overflow errors.	

FVT = 0 floating point overflow traps disabled

FVT = 1 floating point overflow traps enabled

bit 7 FZT The FZT (floating point zero divide trap enable) flag selects the desired mode for the handling of a zero floating point divisor.

FZT = 0 floating point zero divide traps disabled

FZT = 1 floating point zero divide traps enabled

bit 8 FIT The FIT (floating point invalid operation trap enable) flag selects the desired mode for the handling an invalid floating point operation.

FIT = 0 invalid floating point operation traps disabled

FIT = 1 invalid floating point operation traps enabled

bit 9 OTM The OTM (operand trap mask) flag controls the handling of reserved floating point operands such as infinities or NaNs.

OTM = 0 trapping enabled

OTM = 1 trapping disabled

This flag has a different than other flags associated with floating point operation traps. This field is cleared to 0 in the $\mu PD70616$ microprocessor.

bits 10:12 RFU Reserved for future use


bits 13:15 ATT The ATT (asynchronous task trap level) field contains the value of the execution level required to trigger an asynchronous task trap (ATT).

ATT[15:13] = 0 level 0 ATT 0 0 0 0 1 level 1 ATT 0 0 level 2 ATT 1 level 3 ATT 0 1 1 0 0 ATT disabled 1 1 0 1 ATT disabled 0 ATT disabled 1 1 ATT disabled 1 1 1

bits 16:31 RFU Reserved for future use

System Control Word

The System Control Word (SYCW) is the system-wide register for the control of the operating environment.



bit 0 VM The VM (virtual mode) field controls the operating mode of the processor.

VM = 0 physical address mode

VM = 1 virtual address mode

bits 1:3 RFU Reserved for future use

bits 4:6 AST The AST (asynchronous system trap level) field contains the value of the execution level required to trigger an asynchronous system trap (AST).

bits 8:11 SPSI The SPSI (stack point switching inhibited) field controls the change of the stack pointers during context switching.

SPSI[8] =

0 level 0 stack pointer is fixed

1 level 0 stack pointer is switched

SPSI[9]=

0 level 1 stack pointer is fixed

1 level 1 stack pointer is switched

SPSI[10] =

0 level 2 stack pointer is fixed

1 level 2 stack pointer is switched

SPSI[11] =

0 level 3 stack pointer is fixed

1 level 3 stack pointer is switched

bits 12:15 ATRSI The ATRSI (area table register switching inhibited) field controls the change of the area table registers during context switching.

ATRS[12] =

0 the section 00 area table registers are fixed

1 the section 00 area table registers are switched

ATRSI[13] =

0 the section 01 area table registers are fixed

1 the section 01 area table registers are switched

ATRSI[14] =

0 the section 10 area table registers are fixed

1 the section 10 area table registers are switched

ATRSI[15] =


0 the section 11 area table registers are fixed

1 the section 11 area table registers are switched

bits 16:31 RFU Reserved for future use

Processor ID Register

The Processor ID Register (PIR) is a read-only register containing identification information about the processor.




bits 0:7 NECRV This field is reserved for use by NEC.

bits 8:15 PT The PT (processor type) field contains information identifying the CPU.

bits 16:31 RFU Reserved for future use

The contents of the PIR register for the µPD70616 (V60) microprocessor is




Area Table Registers

The µPD70616 includes a on-chip demand paged memory management unit for applications requiring a large virtual address space (refer to section 4 for detailed information). The virtual address is divided into four one gigabyte sections. Each section has a pair of registers defining the location and size of the associated area tables. Since the area table base (ATBR0–ATBR3) registers and area table length registers (ATLR0–ATLR3) are used as pair, they are commonly referred to as area table registers (ATBR/ATLR).


Area Table Base Registers

The four Area Table Base Registers (ATBR0-ATBR3) contain the base address and control information for managing the four area tables.



Area Table Length Registers

The four Area Table Length Registers (ATLR0-ATLR3) contain information about the size of the associated area table as shown below.




Address Trap Registers

The five address trap registers provide a powerful tool for the debugging and verification of software. These registers can be programmed so that an exception (refer to section 9 for details) occurs when a matching selected and access type is generated. The five address trap registers are:

- trap mode register
- trap address registers
- trap address mask registers

Trap Mode Register

The trap mode register specifies what kinds of memory access (read, write and execute), if any, are to generate traps.




bit 11 E The E (execute) field controls the trapping of a write access into the region defined by the ADTR1/ADTMR1 registers.

E = 0 ADTR1 execute access traps disabled E = 1 ADTR1 execute access traps enabled

bits 12:31 RFU Reserved for future use

Address Mask Registers


The Address Trap Registers (ADTR0/ADTR1) are used to specify the base address of the range of addresses to be trapped.



bits 0:31 TA The TA (trap address) field holds the target virtual address to cause a trap.

Address Trap Mask Registers

The Address Trap Mask Registers (ADTMR0/ADTMR1) are used to mark address bits in the associated ADTR register as "don't care", allowing accesses in a range of addresses to be trapped.




bit 0:31 TAM The TAM (trap address mask) field contains the mask pattern used to specify a range of trap addresses. Note that the lower two bits of the TAM field (bits 0:1) must be set, otherwise the results are UNPREDICTABLE.

Program Status Word 2

1.0

Program Status Word 2 (PSW2) functions as the V20/V30 emulation mode program status word. Refer to section 10 for details on the operation of this register.



Section 4 Address Spaces

This section describes the configuration and operation of the different $\mu PD70616$ address spaces. The $\mu PD70616$ microprocessor provides three separate address spaces:

- a sixteen megabyte (16MB) memory address space
- a sixteen megabyte (16MB) I/O address space
- a four gigabyte (4GB) virtual address space

The implementation of the four gigabyte virtual address space is supported by an on-chip memory management unit (MMU). Memory management is utilized to give each program or task the illusion of exclusive access to a four gigabyte (4 billion byte) linear address space. A virtual address space is mapped onto the memory address space (physical memory addresses) or I/O address space (peripheral device addresses) by the MMU in a process known as address translation. Address translation is a two-level process where a virtual address is converted to a physical address (in either the memory or I/O spaces) and all associated permissions are verified prior to the actual execution of the bus cycle.

Introduction

1.0

The memory address space uses the physical addresses of memory devices and limits the size to the maximum number of addressable bytes of memory. Since the μ PD70616 microprocessor has twenty-four external address lines, the memory address space ranges from physical address 0 (0x000000) to an upper address of $2^{24} - 1 \approx 0$ of one byte. Because most systems do not implement a full sixteen megabyte memory address space since the actual size of the physical memory sub-system is determined by the application. There are no requirements for the alignment of data within the memory address space.


The I/O address space is used to access and control peripheral devices. Like the memory address space, the I/O address space uses all of the μ PD70616 address lines and supports a 16 megabyte address space. The I/O address space is accessed by the execution of I/O instructions or by mapping a portion of the virtual address into the I/O address space.

The virtual address space is a much larger address space using 32-bit virtual addresses. By the process of address translation, the virtual address space is mapped onto one of the physical address spaces by the memory management unit. To aid in the task of managing such a large address space, the virtual address space is paged using a four kilobyte (4KB) page size.

Virtual Address Space

The virtual address space is viewed by programs as a byte addressable four gigabyte (232 bytes) linear address space.

Figure 4–1. Virtual Address Space




Sections

The four gigabyte virtual address space is divided into four one gigabyte (1GB) sections. The lowest address section is the 00 section and the remaining sections are called the 01, 10, and 11 sections respectively.

In the $\mu PD70616$ microprocessor, a section is a unit of sharing for a common virtual space in a system employing multiple virtual spaces.

Figure 4-2. Sections




Areas

Each section is divided into 1024 areas. Each area is one megabyte (1MB) in size. The lowest numbered area within a section is area 0 and numbering proceeds up to the last area, area 1023.

The area permits protection of system resources and private sharing of virtual address space at the task level.

Figure 4-3. Areas




Pages

Each area consists of 256 pages, each page four kilobytes (4KB) in size. Pages are numbered from page 0 in ascending order to page 255 within an area.

The page is the smallest unit of virtual memory management. Pages are also the unit of mapping a portion of the virtual space into the I/O address space.

Figure 4–4. Pages



4-5

1.0

Sections

A section is a 1GB segment of the virtual address space and is the basic memory management unit for a system having multiple virtual spaces. Consider the following virtual memory configuration:

- section 11.....operating system
- section 10.....common system and utilities
- section 01.....task control information
- section 00.....task work region

In this example, all tasks share the virtual space defined by section 10 and 11 and have private virtual spaces defined by sections 00 and 01.

The μ PD70616 microprocessor places no restrictions on the assignment of virtual spaces to tasks. Each task can have a unique virtual space or multiple tasks can share a common virtual address space. When several tasks share a virtual space, the virtual space (defined by one or more area table register pairs) remains static while the tasks are swapped in and out of the processor. Virtual spaces are switched only when the virtual spaces differ between tasks. Because the operating system is shared by all tasks, it can reside in a fixed section. Fixing of a section is selected by the ATRSI fields in the SYCW (System Control Word).

Section Length

A section need not occupy the entire 1 GB virtual address space and is usually much smaller. The μ PD70616 can limit the size of a section such that the number and size of the address translation tables is minimized. Setting the size of a section requires specifying a length of section (LOS) value in the area table register.

The LOS field selects the maximum number of areas that comprise a section. Along with the D (direction) bit, the LOS field determines which areas are defined and whether growth is from the bottom or top of the section. When the D bit is cleared, the growth direction is positive and areas are measured from the base of the section (area 0) and continuing to area LOS-1. When the D bit is set, the growth direction is negative and areas are allocated from the top of the section (area 1023) and continue down to area 1023–LOS.

Legitimate area table references require the following conditions be met:


- positive growth
- area offset ≤ LOS
- negative growth
- area offset ≥ LOS

An attempt to reference an area outside the these regions will cause a Section Length Violation exception. Refer to figure 4–5 for details of section limits and organization.

Table 4–1. Section Limits and Ranges

LOS	Positive Growth Direction		Negative Growth Direction	
	Areas	Range	Areas	Range
LOS = 0	1 area	area 0	1024 areas	areas 1023 – 0
LOS = 1	2 areas	areas 0 – 1	1023 areas	areas 1023 – 1
•••				
				•••
LOS = 1023	1024 areas	areas 0 - 1023	1 area	area 1023

Figure 4–5. Section Limits and Ranges



Undefined Sections

A section which has not been defined is called an undefined section. A section is considered to be undefined if the V (valid) bit in the associated area table register is cleared. An Invalid Section exception will be raised if an attempt to access an undefined section is made.

Areas

An area is a 1MB segment of the virtual address space and is available for private sharing of a virtual space such as between two tasks. An area can be shared by simply copying the area table entry.

The area is also a unit of protection between tasks. Both execution level and access types are checked prior to a references to an area. Swapping of entire areas is also supported.

Area Length

An area need not occupy the entire 1 MB virtual address space. The μ PD70616 can limit the size of an area such that the number and size of the page tables is minimized. Setting the size of a area requires specifying a length of area (LOA) value in the area table entry (ATE).

The LOA field selects the maximum number of pages that comprise an area. Along with the ATE D (direction) bit, the LOA field determines which pages are defined and whether growth is from the bottom or top of the area. When the D bit is cleared, the growth direction is positive and pages are allocated from the base of the area (page 0) and continuing to page LOA-1. When the D bit is set, the growth direction is negative and pages are measured from the top of the area (page 255) and continuing down to area 255-LOA.

Legitimate page table references require the following conditions be met:

positive growth

page offset ≤ LOA

negative growth

page offset ≥ LOA


An attempt to reference an page outside these regions will cause a Area Length Violation exception. Refer to figure 4-6 for details of area limits and organization.

Table 4–2. Area Limits and Ranges

LOA	Positive Growth Direction		Negative Growth Direction	
	Pages	Range	Pages	Range
LOA = 0	1 page	page 0	256 pages	pages 255 - 0
LOA = 1	2 pages	pages 0 – 1	255 pages	pages 255 – 1
•••	•••		•••	
LOA = 255	256 pages	pages 0 – 255	1 page	page 255

86-200

Figure 4–6. Area Limits and Ranges



Protection

Protection and separation of tasks from each other and the operating system is one of the primary advantages of a virtual memory system. Protection mechanisms enhance the operation of the system by detecting and preventing attempts by tasks to access programs and data without first having established the necessary permissions. The μ PD70616 protection mechanisms are implemented using three levels. First an execution level is established which determines the relative trustworthiness of a task. A check of execution level and access type permission are performed at the area level while an independent access type permission check is performed again at the page level.

Execution Levels

The execution level of a task determines whether a task is privileged or non-privileged. The execution level (EL) is a 2-bit field in the PSW register which contains the current execution level. Execution levels are numbered from 0 to 3 with level 0 being the most privileged and level 3 being the least privileged. Programs execution at level 0 are said to be privileged and can execute the entire μ PD70616 instruction set. Programs executing at other execution levels (levels 1, 2 and 3) are are said to be non-privileged and attempts to execute a privileged instruction will cause an exception. In a typical system, the operating system kernel is executed at level 0 while tasks and non-privileged operating system utilities are executed at levels 1 to 3.

Area Protection

Protection for an area (1MB region) is defined by the corresponding entry in the area table. Area level protection is specified independently for each access method (Read, Write and Execute) by a 2-bit field. Each of these protection three fields contain the minimum execution level necessary to allow access to the area. For example, if

Read level2	2
Write level)
Execute level1	ı

are specified, then access to the area by program execution level is:

level 0	Read, Write and Execute
level 1	Read and Execute
level 2	Read
level 3	no access

The area protection mechanisms provide a flexible means to restrict access to an area by execution level and access type.

Page Protections

Page protection defines the permissions required to access a page (4KB) and are specified in the corresponding page table entry. Page protections permit or deny access on the basis of contents of the page. For example, if the page protections are

Read	true
Write	true
Execute	false

then the contents of the page are readable and writable but not executable.

An access is possible only when both area and page permissions have been granted. Any attempt at access without both sets of permissions will cause an exception. Protection mechanisms are enabled only when the processor is operating in the virtual mode. In the physical address mode, all protection mechanisms are disabled and no exceptions occur.

Memory Address Space

The memory address space is the space all physical memory accesses occur in and defines the maximum amount of addressable memory. Because of the restrictions imposed on the memory address space by the processor model and and system requirements, the memory address space will vary from system to system. The μ PD70616 microprocessor has a memory address space of sixteen megabytes (16MB) starting from address 0x000000 and proceeding linearly to an upper address of 0xFFFFFF in units of a single byte.

The µPD70616 can access the memory address space from both the virtual and physical modes. In the physical address mode, a logical address and physical address are the same and are output without modification. In virtual mode, the virtual address is first translated to a physical address before being output. The selection of virtual/physical addresses is done by the SYCW register (refer to section 3 for details).

Previously, all descriptions have assumed operation in the virtual address mode. When operated in the physical address mode the following address space differences should be noted:

- · only one address space
- no protection
- · address size is restricted
- · system/processor dependent design

The μ PD70616 instruction set is fully functional in the physical address mode. However, because a physical memory address is 24-bits, the upper eight bits of an address (bits 24:31) must be zero (MBZ). The μ PD70616 will tolerate the upper order eight bits becoming non-zero during effective address calculation but the results may be unpredictable.

I/O Address Space

The I/O address space is used for the placement and control of peripheral devices without requiring the reservation of a portion of the memory address space. Like the memory address space, the I/O address space is 16MB in size with addresses ranging from 0x000000 to 0xFFFFFFFF in byte units. The valid I/O address space access ranges are completely determined by each individual system.

Two different methods are provided to generate I/O space accesses to maximize system software flexibility. The first approach uses the traditional method of dedicated I/O instructions to generate I/O address space accesses. The alternate approach uses the memory management and address translation logic to map a portion of the virtual space into the I/O address space.

I/O Space Access

I/O space accesses are always generated by the execution of the privileged IN and OUT instructions. An I/O port address is specified as a 32-bit operand but because of the external address bus size restriction, bits 24:31 of a port address must be zero. The operation using an I/O port address outside the range 0x00000000 to 0x00FFFFFF is unpredictable.

Virtual Address Space Mapping

Placement of I/O devices in the memory address space (memory-mapped I/O) is an old technique to allow the use any instruction that references memory to manipulate I/O ports at any execution level. The μ PD70616 permits a new form of I/O peripheral access which maps a portion of the virtual address space into the I/O address space using the memory management logic.

The I/O mapping process is defined by:

· unit of mapping

The mapping of the virtual address space to the I/O address space is done using the page as the basic unit of mapping. A 4KB segment of the virtual space is I/O mapped by setting the I bit within the corresponding page table entry. The μ PD70616 has 4096 I/O pages within the 16MB I/O address space.

· access type

Access to an I/O mapped page is controlled by the read and write permissions defined for the page. An execute access is undefined for an I/O mapped page and if attempted will cause an exception.

protection

The area table entry execution level permissions operate identically when compared to a memory-mapped page. Both read and write execution levels are independently specified.

privilege

By I/O mapping a page of virtual space, the area table entries control which tasks can access to the I/O device. This allows non-privileged tasks to perform I/O accesses on a task by task basis as determined by the operating system.


Multiple Virtual Spaces

A multitasking operating system presents a dichotomy. Each installed task must be provided with an independent virtual address spaces for protection and separation from other tasks in the system while at the same time there are common operating system services which are required to be shared by all tasks in the system. The μ PD70616 microprocessor solves this dichotomy by allowing tasks to share a portion of their virtual address space.

Virtual address spaces can be shared at the section, area or page level. The operating system virtual space can be shared at the section level by dedicating section 11 (1GB) as a common section and using sections 00, 01 and 10 for a total of 3GB of independent virtual space.


Virtual space need not be shared among all tasks on a global basis. Private sharing of virtual address space (such as a UNIX fork) can be accomplished by using the area as the basis for sharing. An example of a multiple virtual address spaces is shown in figure 4–7.

Figure 4–7. Multiple Virtual Address Spaces



Address Translation

The µPD70616 microprocessor translates virtual addresses using the on-chip memory management unit. Normally, address translation requires the µPD70616 firmware to translate an address using the on-chip memory management registers (area table base and length registers) and the memory resident translation tables (area table/page table).



Address translation incurs a great deal of overhead and is unacceptable to perform for each access so the results of a translation are cached in a translation look-aside buffer (TLB). Caching of a virtual/physical address pair allows the high speed TLB hardware to perform the translation the next time the page is referenced, eliminating the address translation overhead. An example of the address translation process is shown in figure 4-8.

20 19 31 30 29 0 4 KB Page ATE & Page Table Area Table Base Register 0 Area Table Base Register 1 Area Table Base Register 2 c Area Table Area Table Base Register 3 Virtual Address Attributes Physical Address Match!!! Translation Lookaside Buffers Memory Resident -Processor Resident -

Figure 4-8. Address Translation


86-203


Area Table Register Pair

Associated with each of the four sections is a pair of privileged registers labelled ATBR0/ATLR0 (section 00) to ATBR3/ATLR3 (section 11). Each of area table register pairs contains the base address (physical address) of an associated area table in memory along with length and validity information for the section. The area table registers were described in detail in section 3 of this manual.

Area Tables

Each valid section of a virtual address space has an associated area table. Area tables contain up to 1024 entries which correspond to the area 0 to area 1023. Each entry in an area table is called an area table entry (ATE). An area table entry is eight bytes in size and a complete area table would occupy 8KB of memory. The limit of section (LOS) field in the area table base register permits the section size to be reduced along with size of the corresponding area table. Area tables exist in the memory address space and must aligned on a doubleword boundary. An area table entry is shown figure 4–9.





bit 0 V The V (valid) bit indicates whether the ATE contents are valid.

V = 0 ATE contents are undefined

V = 1 ATE contents are valid

In the case where the V bit is cleared, the remainder of the ATE is undefined and available. The following definitions only apply when the V bit is set.

bit 1 P The P (present) bit indicates whether the page table specified by the ATE currently exists in memory.

P = 0 page table not present

P = 1 page table present

An Area Not Present Exception will occur if an ATE is referenced during an address translation with the P bit cleared.

bits 2:31 PTB The PTB (page table base) field contains the physical address of a word aligned page table. In the μ PD70616 microprocessor, the high order bits of the PTB (bits 24:31) must be zero.

bit 32	D	The D (direction) bit specifies the growth direction of the area defined by this ATE.
		D = 0 positive area growth direction (increasing addresses) D = 1 pegative area growth direction (decreasing addresses)

negative area growth direction(decreasing addresses)

RFU bit 33 Reserved for future use

bits 34:35 RDL The RDL (read execution level) field contains the execution level required for read access.

```
RDL[35:34] =
    0 0
                level 0
    0
                level 0, 1
        1
                level 0, 1, 2
    1
        0
                level 0, 1, 2, 3
    1
```

bits 36:37 WRL The WRL (write execution level) field contains the execution level required for write access.

```
WRL[ 37:36 ] =
    0 0
                level 0
    0
                level 0. 1
        1
                level 0, 1, 2
    1
        0
                level 0, 1, 2, 3
```

The EXL (execute execution level) field contains the execution level required for read bits 38:39 EXL access.

```
EXL[39:38] =
    0 0
                 level 0
                 level 0, 1
    0
        1
                 level 0, 1, 2
    1
        0
        1
                 level 0, 1, 2, 3
```

The LOA (limit of area) field specifies the range of valid pages for the area defined by bits 40:47 LOA this ATE. If the D bit is cleared, pages in the range $0 \le N \le LOA$ are defined. If the D is set, pages in the range $255 \ge N \ge LOA$ are defined.


bits 48:63 RFU Reserved for future use

Page Tables

Each valid area of a virtual address space has an associated page table. Page tables contain up to 256 entries which correspond to the page 0 to page 255 within an area. Each entry in a page table is called an page table entry (PTE). Page tables need not be present in memory and can be swapped out to secondary storage if desired by marking the area as not present and allowing the operating system to load the page table and restarting the address translation. When an area is shared by multiple virtual spaces, several ATEs may contain references to the same PTE.

An page table entry is four bytes in size and a complete page table occupies 1KB of memory. The limit of area (LOA) field in the area table entry permits the area size to be reduced along with size of the corresponding page table. Page tables exist in the memory address space and must aligned on a word boundary. An page table entry is shown figure 4-10.





bit 0 V The V (valid) bit indicates whether the PTE contents are valid.

V = 0 PTE contents are undefined

V = 1 PTE contents are valid

In the case where the V bit is cleared, the remainder of the PTE is undefined and available. The following definitions only apply when the V bit is set. If an address translation using an invalid PTE is attempted, an Invalid Page exception will occur.

bit 1 I The I (I/O mapped) bit determines if the page specified by this PTE is mapped into the memory or I/O address space.

I = 0 page is not I/O mapped

I = 1 page is I/O mapped

bit 2 P The P (present) bit indicates whether or not the page specified by this PTE is in memory. A Page Not Present Exception will occur if an address translation is attempted using a PTE with the P bit cleared.

P = 0 page not present

P = 1 page present

If the I bit is set in this PTE, the P bit is undefined and disregarded.

bit 3 L The L (lock) bit is used to specify when the page is involved in an I/O operation such as a DMA transfer. All CPU accesses to a page marked as locked are prohibited and an Invalid Page Exception will occur if an address translation is attempted using a PTE with the L bit set.

L = 0 page is not locked for I/O

L = 1 page is locked for I/O

This field is undefined if the page is I/O mapped (I = 1).

bits 4:5 RFU Reserved for future use

bit 6 U The U (user) field is user definable by the operating system and is ignored during address translation.

bit 7 A The A (accessed) bit indicates whether the page associated with this PTE has been referenced.

A = 0 not accessed A = 1 accessed

This field is undefined if the page is I/O mapped (I = 1).

bit 8 M The M (modified) bit indicates whether a Write access has occurred to the page associated with this PTE.

M = 0 no Write accesses occurred M = 1 Write access occurred

This field is undefined if the page is I/O mapped (I = 1).

bit 9 R The R (readable) bit determines if a Read access can be made to the page associated with this PTE.

R = 0 no Read access

R = 1 Read access permitted

bit 10 W The W (writable) bit determines if a Write access can be made to the page associated with this PTE.

W = 0 no Write access

W = 1 Write access permitted

bit 11 E The E (executable) bit determines if a Execute access can be made to the page associated with this PTE.

E = 0 no Execute access

E = 1 Execute access permitted

No Execute access is permitted if the page is I/O mapped (I = 1).

bits 12:31 RPN The RPN (real page number) field has the base address (physical address) of the page associated with this PTE. Pages are aligned on a 4KB page boundary and the lower twelve bits of the physical address are zero. In the µPD70616 microprocessor, the higher order eight bits must be zero. The RPN is a physical address in the memory address space if the I field is cleared, otherwise it is a physical address in the I/O address space.

Section 5 Task Management

A task is the smallest unit of concurrency in a μ PD70616 system. In a modern multitasking operating system, multiple tasks can exist simultaneously with the illusion of exclusive control of the processor and system resources. In fact, the operating system is rapidly switching from one task to another based on the relative priorities assigned to each task. At any given moment, one task is the highest priority task and is physically installed on the μ PD70616 microprocessor. In a multitasking system there must be a mechanism for the current task to be suspended so that a higher priority task can use the processor.

Context Switching

Each task has a context which completely describes the state of the task. A context switch saves the current context and loads the context of the next task. A task context consists of the following information:

- · the program register set
- · the virtual address space
- · information specific to the task
- other task related information

The task's context is completely defined by a task control block (TCB) and any associated memory management tables. The following is a list of the registers included in the TCB. The full µPD70616 TCB is shown in Figure 5–1.

- Program Register Set
 - R0 R30
 - L0SP L3SP
- · Memory Management (virtual mode only)
 - ATBR0 ATBR3
 - ATBL0 ATBL3
- Task Information
 - TR


1.0

- TKCW

The privileged Task Register (TR) contains the virtual address of the TCB for the current context. The task register is read only and is updated with a new TCB address by the privileged LDTASK instruction.

5-1

Figure 5-1. μPD70616 Task Control Block




85-026

Since not all applications require the use of the full task context, the $\mu PD70616$ architecture provides for the elimination of registers from the TCB on a task by task basis. For example, tasks sharing common execution levels and virtual address spaces are not required to maintain the shared registers in their respective task control blocks. Applications requiring fast context switching times can also restrict the size of the general purpose register set. This allows the application designer to trade-off the register set size against the context switch overhead and design a system optimized with respect to some goal.

The inclusion of the area table registers and stack pointers is controlled by information programmed in the System Control Word (SYCW). Control of the size of the general purpose register set is done by specifying a register list operand for the context switch instructions.

An example of a reduced TCB where a single virtual address space and only execution levels 0 and 3 are implemented is shown in Figure 5–2.

Figure 5-2. Shared Virtual Space TCB



85-027

The real advantage in having these options available is that it makes it possible to customize the μ PD70616 context switching to a large range of applications without imposing unnecessary limitations on context switching performance.

Instruction Set Support

The $\mu PD70616$ instruction set contains two instructions which support and simplify context switching operations. The Store Task (STTASK) instruction saves the current task context in the TCB defined in the Task Register. The Load Task (LDTASK) instruction sets the Task Register to a new TCB and loads the new context into the processor. These instructions are described in detail in the instruction set section of this manual.


Section 6 Instruction Formats and Addressing Modes

Instruction Formats

The μ PD70616 microprocessor can execute 273 variations of 119 basic instructions. Each of these 119 instructions is encoded using one of seven instruction formats. The instruction format contains useful information on the type of instruction as well as the number and data type of the operands. The μ PD70616 instruction formats have been carefully selected and optimized for use in a full 32-bit environment. Considerations such as minimizing the length of frequently executed instructions, a special format for the register/register and register/memory instructions and the use of implicit addressing modes for frequently referenced operands have been employed to reduce the code size and maximize instruction throughput.

It is the purpose of this chapter to describe the structure and format of the binary strings which are referred to as $\mu\text{PD70616}$ machine code. Instructions and operand addressing information are encoded as binary strings (always an integer number of bytes in length) for the $\mu\text{PD70616}$ microprocessor to execute. In order to efficiently encode instructions with differing numbers of operands, several different machine instruction formats are provided. The actual format used is determined by the instruction and the operand addressing modes.

In most cases, there is the freedom to use any addressing mode within a given instruction format. However, for reasons of efficiency, one of the two operand formats is required to use a register operand for one of its two operands. Using a two operand instruction as a typical example, a $\mu PD70616$ instruction sequence consists of an opcode field followed by addressing information for the first (source) operand followed by the addressing information for the second (destination) operand. In the case of variable length data types, a length field is also provided for the operands.




In many current microprocessor architectures, restrictions are applied to the use of registers, restricting some registers to hold operands and others to hold pointers or indexes. In the μ PD70616 architecture, orthogonality is guaranteed by permitting any one of the thirty-two 32-bit general purpose registers to contain a data operand, a pointer (base register) or an index (index register) value. The orthogonal μ PD70616 instruction set means that with but a few exceptions, there is complete freedom to use any addressing mode with any operand. Source operands may be referenced using any one of the twenty-one byte addressing modes (eighteen bit addressing modes) while destination operands, for obvious reasons, are restricted from using the immediate addressing modes.

The remainder of this section is devoted to describing the instruction formats and addressing modes used by the $\mu PD70616$ microprocessor. Condensed versions of this information is also summarized in Appendix B and Appendix C.

1.0 6–1 PRELIMINARY INFORMATION

Instruction Format I

Instruction Format I is an optimized format used for two operand instructions in the register/register and register/memory operand classes. The minimum instruction length of this instruction format is three bytes, but it may be extended to greater length, depending upon the addressing mode field of the second operand.



bits 0:7	op	The opcode field specifies the instruction to be executed.	
bits 8:12	reg	This field identifies the register to be used as the source or destination operand for this instruction.	
bit 13	d	The direction bit specifies whether the register field is treated as the source or destination operand as follows:	
		 d = 0 reg field identifies the source operand d = 1 reg field identifies the destination operand 	
bit 14	m	This field is used in determining the addressing mode of the second operand.	
bit 15	0	This field is cleared in all Format I instructions.	
	mod	This field specifies the addressing mode for the second operand. This field ranges in length from 1 to 9 bytes depending on the specified addressing mode.	

The hexidecimal representation used for the opcode field of Format I instructions is


op

where op is the eight bit wide opcode field. An example of this format is the integer addition instruction which is represented as

Instruction	<u>Opcode</u>
add.b	80

Instruction Format II

Instruction Format II is a more general form of Format I and can be used for two operand instructions using any addressing modes or when the opcode field must be extended as in the floating point arithmetic instructions. The minimum instruction length of a Format II instruction is four bytes, but may be extended to greater length, depending upon the addressing modes of the operands.



bits 0:7	ор	The opcode field specifies the instruction to be executed.	
bits 8:12	subop	This field specifies additional opcode information for extended opcode instructions.	
bit 13	m'	This field is used in determining the addressing mode of the second operand.	
bit 14	m	This field is used in determining the addressing mode of the first operand.	
bit 15 1 This field is set in all Format II instructions.		This field is set in all Format II instructions.	
	mod	This field specifies the addressing mode for the first operand. This field ranges in length from 1 to 9 bytes depending on the specified addressing mode.	
	mod'	This field specifies the addressing mode for the second operand. This field ranges in length from 1 to 9 bytes depending on the specified addressing mode.	

The hexidecimal representation used for the opcode field of Format II instructions is

op Format I/II instructions op•subop Format II instructions


where op is the eight bit wide opcode field and subop is the five bit wide opcode extension field. A typical example of this format is the floating point addition instruction.

Instruction Opcode addf.s 5C•18

Unless otherwise specified, the subop field of a Format I/II instruction is zero.

Instruction Format III

Instruction Format III is used for instructions accepting a single operand. The minimum length of this instruction format is two bytes, but it may be extended to greater length, depending upon the selected addressing mode of the operand.



bit 0 m This field is used in determining the addressing mode of the operand.

bits 1:7 op The opcode field specifies the instruction to be executed.

mod This field specifies the addressing mode for the specified operand. This field ranges in length from 1 to 9 bytes depending on the specified addressing mode.


An example of the hexidecimal representation used for the opcode field of Format III instructions is

Instruction Opcode pop E6/7

where the value of the second digit of the opcode field is determined by the addressing mode.

Instruction Format IV

Instruction Format IV is used for instructions which use the PC relative addressing mode. The instruction length of this format is two or three bytes, depending on the size of the displacement field.



bits 0:7

op

The opcode field specifies the instruction to be executed.

bits 8:15(23)

disp

This field contains the 8/16-bit displacement which is sign extended to 32 bit length and added to the contents of the PC to compute the next PC.

The hexidecimal representation used for the opcode field of Format IV instructions is

op

where op is the eight bit wide opcode field. An example of this format is the branch to subroutine instruction which is represented as

<u>Instruction</u>


<u>Opcode</u>

bsr

48

Instruction Format V

Instruction Format V is used for instructions which take no operands. The instruction length of these instructions is one byte.



bits 0:7

ор

The opcode field specifies the instruction to be executed.

The hexidecimal representation used for the opcode field of Format V instructions is


op

where op is the eight bit wide opcode field. An example of this format is the NOP instruction which is represented as

InstructionOpcodenopCD

Instruction Format VI

Instruction Format VI is used for the loop instructions and contains both control register and displacement fields. The length of instruction format VI instructions is four bytes.



bits 0:7	ор	The opcode field specifies the instruction to be executed.
bits 8:12	reg	This field identifies the register to be used as the control register.
bit 13:15	subop	This field contains additional instruction identification information.
bits 16:31	disp16	This field contains the 16-bit displacement which is sign extended to 32 bit length and used as an offset from the current contents of the PC.

The hexidecimal representation used for the opcode field of Format VI instructions is

op•subop

where op is the eight bit wide opcode field and subop is a three bit wide opcode extension field. An example of this format is the decrement and branch if not zero instruction.

<u>Instruction</u>	<u>Opcode</u>
dbnz	C7•2

Instruction Format VII


Instruction Format VII is used for instructions manipulating variable length data types such as character strings and bit strings as well as the decimal arithmetic instructions. Format VII instructions are subdivided into three subtypes depending the number and location of the variable length operands.

Format VIIa Used with instructions that reference two variable length operands.

Format VIIb Used when the source operand is a variable length data type and the destination operand is a fixed length data type.

Format VIIc Used when the source operand is a fixed length data type and the destination operand is a variable length data type or with decimal arithmetic instructions.

Format VII instructions contain an 8-bit extension field which is used to determine the length of a variable length character or bit string operand. The most significant bit of the extension field is used to determine whether the direct mode (the operand length is in the lower seven bits of the extension field) or the indirect mode (the operand length is contained in the general purpose register identified by the lower seven bits of the extension field) is specified. This field is also used to store the mask pattern for the ADDDC, SUBDC, SUBRDC, and CVTD instructions.



86-096

bit 7 r

The r (register) bit determines whether the length field contains the operand length (direct mode) or contains a pointer to a general purpose register containing the operand length. This field is decoded as follows:

r = 0 Direct mode, length field contains the operand length.

r = 1 Indirect mode, length field contains the number of a general purpose register (0–31) that contains the operand length.

bits 6:0 length

The length operand (0-127) or the register ID (0-31) resides in this field, as determined by the r field.

All Format VII instructions use a 12-bit instruction field. The hexidecimal representation used for the opcode field of Format VII instructions is

op-subop

where op is the eight bit wide opcode field and subop is the five bit wide opcode extension field. A typical example of this format is the AND bit string (upward) instruction.

6-8


Instruction

<u>Opcode</u>

andbsu


5B•10

Format VIIa




bits 0:7	ор	The opcode field specifies the instruction to be executed.
bits 8:12	subop	This field specifies additional opcode information for the instruction.
bit 13	m'	This field is used in determining the addressing mode of the second operand.
bit 14	m	This field is used in determining the addressing mode of the first operand.
bit 15	1	This field is set in all Format VIIa instructions.
	mod	This field specifies the addressing mode for the first operand. This field ranges in length from 1 to 9 bytes depending on the specified addressing mode.
	len	First operand length field.
	mod'	This field specifies the addressing mode for the second operand. This field ranges in length from 1 to 9 bytes depending on the specified addressing mode.
	len'	Second operand length field.

Format VIIb



bits 0:7	op	The opcode field specifies the instruction to be executed.	
bits 8:12	subop	This field specifies additional opcode information for the instruction.	
bit 13	m'	This field is used to determine the addressing mode of the second operand.	
bit 14	m	This field is used to determine the addressing mode of the first operand.	
bit 15	1	This field is set in all Format VIIb instructions.	
	mod	This field specifies the addressing mode for the first operand. This field ranges in length from 1 to 9 bytes depending on the specified addressing mode.	
	leņ	Variable length operand length field.	
	mod'	This field specifies the byte addressing mode for the second operand. This field ranges in length from 1 to 9 bytes depending on the specified addressing mode.	

Format VIIc



bits 0:7	ор	The opcode field specifies the instruction to be executed.	
bits 8:12	subop	This field specifies additional opcode information for the instruction.	
bit 13	m'	This field is used in determining the addressing mode of the second operand.	
bit 14	m	This field is used in determining the addressing mode of the first operand.	
bit 15	1	This field is set in all Format VIIc instructions.	
	mod	This field specifies the addressing mode for the first operand. This field ranges in length from 1 to 9 bytes depending on the specified addressing mode.	
	mod'	This field specifies the addressing mode for the second operand. This field ranges in length from 1 to 9 bytes depending on the specified addressing mode.	
	ext'	Operand extension field containing either a length operand or a mask pattern (decimal arithmetic instructions).	

Addressing Modes

The μ PD70616 microprocessor provides fourteen basic addressing modes for referencing byte aligned data. These basic addressing modes include:

Register

Autoincrement

Displacement

Displacement IndirectDouble Displacement

Direct Address

Immediate

Register Indirect

Autodecrement

PC Displacement

PC Displacement Indirect

PC Double Displacement

Direct Address Deferred

Immediate Quick

Registers are often used to hold an index to select a particular member of an array. Unfortunately, an index is the same as an offset only when the members of an array occupy exactly one byte. The µPD70616 architecture offers a number of scaled index addressing modes to help ease this problem with the management of indexes. With seven of the basic addressing modes, it is possible to specify an additional index register. The contents of an index register is multiplied by the size of the operand (in bytes) and added to the base address. Thus, any of these seven addressing modes can be used to specify the base address of an array, and then use the index register (which can be any of the 32 general purpose registers) to index into the array.

The value used to scale a register in the autoincrement, autodecrement and scaled index addressing modes depends on the data type of the operand. The following table summarizes this information:

	Scaling Constant		
Data Type	Increment/Decrement	Scaled Index	
Byte	1	1	
Halfword	2	2	
Word	4	3	
Doubleword	8	8	
Short Real	4	4	
Long Real	8	8	
Packed Decimal	1	1	
Unpacked Decimal	2	2	
Byte Character	1	1	
Halfword Character	2	2	
Bit	4	4	
Bit Field	4	_	
Bit String	1 1	_	

- Not Available

86-020

The μ PD70616 also supports eighteen bit addressing modes for addressing bit-aligned data types such as bit fields and bit strings. Bit addressing modes enable the programmer to specify a byte base address and a 32-bit bit offset in a single operand.

The notations for these twenty-one byte addressing modes and the eighteen bit addressing modes are summirized in the following table.

6-11


1.0

	Syntax		
Addressing Mode ——	Byte Addressing	Bit Addressing	
Register	Rn	_	
Register Indirect	[Rn]	@[Rn]	
Register Indirect Indexed	[Rn](Rx)	Rx@[Rn]	
Autoincrement	[Rn+]	@[Rn+]	
Autodecrement	[-Rn]	@[– Rn]	
Displacement	disp [Rn]	offset@[Rn]	
PC Displacement	disp [PC]	offset@[PC]	
Displacement Indexed	disp [Rn](Rx)	Rx@disp[Rn]	
PC Displacement Indexed	disp [PC](Rx)	Rx@disp[PC]	
Displacement Indirect	[disp[Rn]]	@[disp [Rn]]	
PC Displacement Indirect	[disp [PC]]	@[disp [PC]]	
Displacement Indirect Indexed	[disp [Rn]](Rx)	Rx@[disp [Rn]]	
PC Displacement Indirect Indexed	[disp [PC]](Rx)	Rx@[disp [PC]]	
Double Displacement	disp1 [disp2 [Rn]]	offset@[disp[Rn]]	
PC Double Displacement	disp1 [disp2 [PC]]	offset@[disp [PC]]	
Direct Address	/addr	@/addi	
Direct Address Indexed	/addr (Rx)	Rx@/addi	
Direct Address Deferred	[/addr]	@ [/addr]	
Direct Address Deferred Indexed	[/addr](Rx)	Rx@[/addr]	
Immediate	#value	-	
Immediate Quick	#value (1-15)	-	

⁻ Not Available 86-097

Calculation of Bit Addresses

A virtual address for byte aligned data consists of 32 bits. Since the identification of a particular bit within a byte requires an additional three bits, a total of 35 bits is needed to address an arbitrary bit in virtual memory. This means that the address of a bit cannot be expressed in a single 32-bit word. Two 32-bit words can be used to form a bit address, and a convenient convention for this is to interpret one of the words as a byte base address and the other as a bit offset from the base address. To form the necessary 35-bit bit address, the byte base address is zero extended on the right to form a 35-bit base address. The 32-bit bit offset is then sign extended to 35 bit length and added to the base address. The 35-bit sum is then used to address the start of the bit data type in memory.



Eighteen of the byte addressing modes (the exceptions are register and the two immediate addressing modes) discussed in the preceding section require two 32-bit values (often one of the values is implicitly 0) to be added in order to obtain the address of the operand. The μPD70616 re-interprets these addressing modes as suggested by 'he above diagram for instructions which operate on bit fields and bit strings. The bit addressing modes can be classified into bit displacement and bit index modes.


The bit displacement modes are re-interpretations of the byte displacement addressing modes. The displacement field is interpreted as the bit offset from the base address. In the case of instructions with no displacement field, an offset of 0 is substituted. The other exception is the double displacement addressing mode which uses one displacement field to locate a memory based pointer and the second displacement field as the bit offset.

The bit index modes are re-interpretations of the scaled index addressing modes. When used where a bit address is required, the index register Rx is interpreted as a bit displacement and any base register and displacement fields form the byte base address. Notice that this addressing mode is not inconsistent with its other uses, since the index register is scaled to the size of the data, which in this case is a single bit.

Addressing Mode Encoding

The μ PD70616 addressing modes for denoting byte aligned data are described in the next section. The minimum encoding of any of the fourteen basic addressing modes requires nine bits. It is convenient to divide these nine bits into three fields, mod, Rn and m.

The m and mod fields together define the addressing mode. The five bit Rn field is used to specify a register number, or it may provide other information if the addressing mode uses no register as in the case of the PC relative and immediate addressing modes. The scaled index extension modes all require an index register, Rx, in addition to the base register, Rn. Five bits are needed to specify the register itself, and three extra bits beyond that are used to indicate the fact that the scaled index addressing mode is being used. The placement of these additional eight bits is shown in the diagram below.



The remainder of this section describes in detail the μ PD70616 addressing modes. A sample of the format used to describe each of the addressing modes is shown below.

Addressing Mode

Format

Format

This field describes the assembly language format for the byte (bit) addressing modes.

Description

A description of the byte (bit) addressing mode appears in this area.

mod Field Encoding

The format of the mod field is contained in this section. Individual fields can be identified using the following keys:

Rn	Register n
	Index register x
	Displacement
	Immediate value
	32-bit address


Notes Any additional information relevant to the addressing mode is supplied in this section.

Register			4	F	₹n

Format Rn.....Byte Addressing


Description

Byte The operand is found in the specified register (or pair of consecutive registers). This addressing mode allows the contents of any of the 32 general purpose registers to be used as the operand in an instruction. For byte or halfword data, the low order portion of the register is used (bits 7:0 or 15:0). For doubleword (64-bit) data, the operand resides in the registers Rn and Rn+1, with the least significant word located in register Rn. The use of R31 for doubleword data is unpredictable.



Bit Prohibited

mod Field Encoding



Notes The use of this addressing mode with a variable length data type will generate an Illegal Addressing Mode exception.

Register Indirect

[Rn]


Format

[Rn].....Byte Addressing


@[Rn].....Bit Addressing

Description

Byte This addressing mode allows the contents of any general purpose register to be used as a pointer to an operand located in memory.



Bit The base address of the operand in Rn is combined with a default bit offset of 0 to generate the bit address of the operand.



Register Indirect Indexed

[Rn](Rx)


Format

[Rn](Rx).....Byte Addressing


Rx@[Rn].....Bit Addressing

Description

Byte This addressing mode is similar to the register indirect mode. The contents of a general purpose register is used as a pointer to a word location which is scaled by the contents of the specified index register.



Bit The index register Rx is is used as the bit offset from the byte base address contained in Rn.



Autoincrement

[Rn+]


Format

[Rn+].....Byte Addressing


@[Rn+].....Bit Addressing

Description

Byte This mode is similar to the register indirect mode, except that the contents of the register is incremented, after the access is made, by the size (in bytes) in the operand. Any of the 32 general purpose registers may be used for this addressing mode.



Bit The contents of register Rn and a bit offset of 0 are used to compute the bit address of the operand. The contents of Rn are then incremented by 1 for the bit string data type or by 4 for the bit field data type.



mod Field Encoding

Notes The use of the autoincrement addressing mode in combination with certain other addressing modes may lead to unpredictable results. In particular, if the first operand of an instruction uses the autoincrement mode, the second operand should not use the same register for an index register. Moreover, two operands of an instruction should both not use the same register in the autoincrement (or autodecrement) mode. For further information, see the description of the addressing mode restrictions at the end of this section.

Autodecrement

[-Rn]


Format

[-Rn].....Byte Addressing


@[-Rn].....Bit Addressing

Description


Byte This addressing mode is similar to the register indirect mode, except that the contents of the register is decremented, before the operand access is made, by the size (in bytes) of the operand. Any of the 32 general purpose registers may be used with this addressing mode.



Bit The contents of base register Rn is first decremented (count determined by the data type) and the result is added to a bit offset of 0 to generate the operand bit address.



mod Field Encoding



Notes The use of the autodecrement addressing mode in combination with certain other addressing modes may lead to unpredictable results. In particular, if the first operand of an instruction uses the autodecrement mode, the second operand should not use the same register for an index register. Moreover, two operands of an instruction should both not use the same register in the autodecrement (or autoincrement) mode. For further information, see the description of the addressing mode restrictions at the end of this section.

Displacement

disp[Rn]


Format

disp[Rn].....Byte Addressing


offset@[Rn].....Bit Addressing


Description

Byte The 8-, 16-, or 32-bit displacement is sign extended (if 8- or 16-bits) to 32-bit length and added to the contents of the specified register. The resulting value is then used as the address of the operand.



Bit The 8-, 16-, or 32-bit bit offset is combined with the contents of base register Rn to generate the bit address.





Displacement Indexed

disp[Rn](Rx)


Format

disp[Rn](Rx).....Byte Addressing


Rx@disp[Rn]....Bit Addressing


Description

Byte The operand located at the sum of the base register Rn, the displacement field and the scaled contents of index register Rx is addressed.



Bit The base address of the operand is formed by the sum of the base register Rn and the displacement field. This value is combined with the bit offset in register Rx to form the operand bit address.





PC Displacement

disp[PC]


Format

disp[PC].....Byte Addressing


offset@[PC].....Bit Addressing


Description

Byte This addressing mode permits the program counter to be used in the place of one of the 32 general purpose registers in the displacement mode. The use of the PC displacement addressing mode generates position independent code, since the displacement from the PC is the same without regard to the actual value of the PC.



Bit The contents of the PC is used as the base address and is combined with the offset field to generate the bit address of the operand.





PC Displacement Indexed

disp[PC](Rx)


Format

disp[PC](Rx).....Byte Addressing


Rx@disp[PC]....Bit Addressing


Description

Byte The sum of the PC, the displacment field and the scaled contents of index register Rx is used as the address of the operand.



Bit The sum of the PC and displacement field is used as the base address and is combined with the bit offset in register Rx to form the operand bit address.





Displacement Indirect

[disp[Rn]]


Format

[disp[Rn]].....Byte Addressing


@[disp[Rn]......Bit Addressing


Description

Byte The word contents of the location addressed by the sum of the base register Rn and the 8-, 16-, or 32-bit sign extended displacement field is used as the address of the operand.



Bit The word contents of the location addressed by the sum of the base register Rn and the 8-, 16-, or 32-bit sign extended displacement field is used as the bit address of the bit operand. No bit offset is specified in this addressing mode.





Displacement Indirect Indexed

[disp[Rn]](Rx)


Format

[disp[Rn]](Rx).....Byte Addressing


Rx@[disp[Rn]].....Bit Addressing


Description

Byte The word contents of the memory location addressed by the sum of the base register Rn and the displacement field is added to the scaled contents of index register Rx and used as the address of the operand.



Bit The word contents of the memory location addressed by the sum of the base register Rn and the displacement field is used as the base address component of the bit address. The base address and the bit offset in register Rx are then combined to form the bit address.





PC Displacement Indirect

[disp[PC]]


Format

[disp[PC]]......Byte Addressing


@[disp[PC]].....Bit Addressing


Description

Byte The word contents of the location addressed by the sum of the PC and the sign extended displacement field is used as the address of the operand.



Bit The word contents of the location addressed by the sum of the PC and the sign extended displacement field is used as the base address component for the bit address. There is no bit offset field specified by the addressing mode.





PC Displacement Indirect Indexed

[disp[PC]](Rx)


Format

[disp[PC]](Rx)......Byte Addressing


Rx@[disp[PC]].....Bit Addressing


Description

Byte The word contents of the location addressed by the sum of the PC and the sign extended displacement field is added to the scaled contents of the specified index register Rx to form the address of the operand.



Bit The word contents of the location addressed by the sum of the PC and the sign extended displacement field is treated as the byte component of the bit address and is combined with the bit offset in register Rx to form the bit address of the operand.





Double Displacement

disp1[disp2[Rn]]


Format

disp1[disp2[Rn]].....Byte Addressing


offset@[disp[Rn]]......Bit Addressing


Description

Byte This addressing mode is like the displacement indirect mode except that an additional displacement value is provided to be added to the address of the operand. An 8-, 16-, or 32-bit displacement field, disp2, is sign extended and added to the contents of a general purpose register to form an address. The word contents of that location is then fetched and added to the first displacement field, disp1, to form the address of the operand.



Bit The word contents of the memory location addressed by the sum of the base register Rn and the displacement field is treated as the byte component of the bit address. This value is then combined with the bit offset field to generate the bit address of the operand.





PC Double Displacement

disp1[disp2[PC]]


Format

disp1[disp2[PC]].....Byte Addressing


offset@[disp[PC]]......Bit Addressing


Description

Byte This addressing mode is similar to the displacement indirect mode except that an additional displacement value is provided to be added to the address of the operand. An 8-, 16-, or 32-bit displacement field, disp2, is sign extended and added to the contents of PC to form an address. The word contents of that address is then fetched and added to the first displacement field, disp1, to form the address of the operand.



Bit The word contents of the memory location addressed by the sum of the PC and the sign extended displacement field is treated as the byte component of the bit address. This value is then combined with the bit offset field to generate the bit address of the operand.





Direct Address

/addr


Format

/addr.....Byte Addressing


@/addr.....Bit Addressing


Description

Byte The 32-bit address of the operand is explicitly contained in the instruction.



Bit The 32-bit address in the instruction is used as the byte address component of a bit address. The bit offset in this addressing mode is 0.





Direct Address Indexed

/addr(Rx)


Format

/addr(Rx).....Byte Addressing


Rx@/addr......Bit Addressing


Description

Byte The sum of the operand address contained in the instruction and the scaled contents of index register Rx is used as the operand address.



Bit The 32-bit address in the instruction is treated as the byte component of a bit address and is combined with the bit offset located in register Rx to form the bit address of the operand.





Direct Address Deferred

[/addr]


Format

[/addr].....Byte Addressing


@[/addr].....Bit Addressing


Description

Byte As with the direct addressing mode, an address is specified explicitly in the instruction. The word contents of that location is then used as the address of the operand.



Bit The word contents of the location addressed by the instruction is treated as the byte component of the bit operand and is combined with a bit offset of 0 to address the operand.





Direct Address Deferred Indexed

[/addr](Rx)


Format

[/addr](Rx).....Byte Addressing


Rx@[/addr]......Bit Addressing


Description

Byte The sum of the word contents of the memory location addressed by the instruction and the scaled contents of index register Rx is used as the address of the operand.



Bit The word contents of the location addressed by the instruction is treated as the byte component and combined with the bit offset located in register Rx to form the bit address of the operand.





Immediate

#value


Format

#value......Byte Addressing

Description

Byte


With the immediate addressing mode, the operand is contained in the instruction. This addressing mode is useful for expressing constant values to be used as source data for instructions. The immediate addressing mode cannot be used with doubleword data.



Bit

Prohibited

mod Field Encoding



Notes The use of the immediate mode as the destination operand addressing mode will result in a Illegal Addressing Mode exception.

The attempted use of the immediate addressing mode as a doubleword source operand will result in a Reserved Addressing Mode exception.

Immediate Quick

#value


Format

#value......Byte Addressing

Description


Byte

This is a variant of the immediate addressing mode in which the immediate value is abbreviated to four bits and zero extended to the source operand length prior to instruction execution. The immediate quick addressing mode cannot be used with doubleword data.



Bit Prohibited

mod Field Encoding



Notes The use of the immediate quick mode as the destination operand addressing mode will result in a Illegal Addressing Mode exception.

The attempted use of the immediate addressing mode as a doubleword source operand will result in a Reserved Addressing Mode exception.

Addressing Mode Restrictions

Under certain conditions, restrictions are applied to the use of certain addressing modes in two operand instructions. Whenever the operand addressing modes are completely independent of each other, no restrictions apply to the selection and use of the μ PD70616 addressing modes. However, if the two addressing modes have a mutual dependancy on a common base or index register, the operation may have unpredictable results.

Restrictions apply to two operand instructions when an autoincrement/autodecrement addressing mode is specified for the first operand and the second operand is addressed using a register modified by the first operand. Should this situation occur, the µPD70616 will calculate the effective addresses of the operands using the following two rules:

- the effective address of the first operand is evaluated and any modification are made then,
- the effective address of the second address is calculated and any modifications made.

For example, consider the following instruction.

```
mov.w [ r3+ ], [ r3+ ] ; OK
```

Using the preceding guidelines, if the contents of the r3 is 0x100 prior to the execution of the instruction then the address of the first operand is 0x100, the address of the second operand is 0x104 and the contents of r3 following the execution of the instruction is 0x108.

However, under the following conditions, the $\mu PD70616$ cannot reliably calculate the operand address and the restrictions below apply :

1. Autoincrement/autodecrement - scaled index

If the autoincrement/autodecrement addressing mode is specified for the first operand and the same register is specified as the index register in a scaled index addressing mode for the second operand, the results are unpredictable.

```
mov.w [ r3+ ], [ r4 ]( r3 ) ; unpredictable
```

2. Autoincrement/autodecrement - autoincrement/autodecrement

If the same register is specified for an autoincrement/autodecrement addressing mode for both the first and second operands of an instruction in which the lengths of the operand data types differ, the results are unpredictable.


```
movs.bw [-r20], [-r20]; unpredictable cvt.lw [r20+], [r20+]; unpredictable
```

Section 7 µPD70616 Instruction Set

A major goal of the μ PD70616 design was to provide a comprehensive instruction set with full support for a variety of data types. A large variety of data transfer, arithmetic, logical, control transfer, and stack instructions are represented. The comprehensive instruction set coupled with the flexible addressing modes permit an optimizing compiler to extract maximum performance from the μ PD70616 architecture, providing a performance increase over less sophisticated microprocessors. Additional instructions support system activities such as memory management and task swapping. These instructions are part of the privileged instruction set.

Instruction Set Description

Prior to introducing the instruction set descriptions, a number of commonly used definitions and an example should prove helpful.



Data Type Abbreviations

Symbol	Data Type
q	Byte (8-bit)
h	Halfword (16-bit)
w	Word (32-bit)
d	Doubleword (64-bit)
s	Short Real (32-bit)
l	Long Real (64-bit)
р	Pointer (32-bit)

Operand Access Abbreviations

Symbol	Access Type
Г	Read access
w	Write access
rw	Read and write access
rwi	Read-modify-write interlocked access
ex	Execute access
n	No access (MOVEA instruction)
	86-1

86-136

The $\mu PD70616$ instruction set description is presented in alphabetical order. Appendix A provides a summary of the instruction set and also lists the instructions by functional grouping.

absf.s absf.l src.s.r, dst.s.w src.l.r, dst.l.w Instruction

Absolute Value Short Real Absolute Value Long Real Opcode

5C•0A 5E•0A

Operation

dst ← | src |

Description

The absolute value of the source operand is stored in the destination operand. Both the integer condition codes and the floating point condition codes are updated to reflect the result of the operation.

If the source operand is a NaN or an infinity, a Reserved Floating Point Operand exception will occur and the flags and destination will remain unchanged.

Condition Codes

CY	OV	S	Z
0	0	0	*

CY Cleared

OV Cleared S Cleared

Z Set if the result is zero, otherwise cleared

FIV	FZD	FOV	FUD	FPR
*	-	-	*	_

FIV Set if an invalid operation is attempted,

otherwise unchanged

FZD Unchanged FOV Unchanged

FUD Set if the result is denormal, otherwise

unchanged

FPR Unchanged

Instruction Format

Format II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[- Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	Δ	Х
Immediate	Δ	Х

X Illegal Addressing Mode Δ Reserved Addressing Mode

Exceptions

Reserved Floating Point Operand Floating Point Underflow

Syntax		Instruction	Opcode
add.b	src.b.r, dst.b.rw	Add Byte	80
add.h	src.h.r, dst.h.rw	Add Halfword	82
add.w	src.w.r, dst.w.rw	Add Word	84

dst ← dst + src

Description

The sum of the source and destination operands is stored in the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
*	*	*	*

CY Set if a carry is generated, otherwise cleared
OV Set if integer overflow occurs, otherwise cleared
Set if the result is negative, otherwise cleared
Z Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

Syntax		Instruction	Opcode
addc.b	src.b.r, dst.b.rw	Add Byte with Carry Add Halfword with Carry Add Word with Carry	90
addc.h	src.h.r, dst.h.rw		92
addc.w	src.w.r, dst.w.rw		94

 $dst \leftarrow dst + src + CY$

Description

The sum of the CY flag, source, and destination operands is stored in the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
*	*	*	* .

CY Set if a carry is generated, otherwise cleared
OV Set if integer overflow occurs, otherwise cleared
Set if the result is negative, otherwise cleared
Z Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp[Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

Syntax adddc

src.b.r, dst.b.rw, pat.b.r

Instruction

Add Decimal with Carry

Opcode

59.00

Operation

dst ← dst + src + CY using mask pattern

Description

The CY flag and the decimal source operand are added to the decimal destination operand and the result is stored in the destination operand. The decimal addition operation occurs only for the unmasked portion of the operands, as determined by the mask pattern.

The CY flag will be set if there is a carry out of the addition operation. If the result is non-zero or a carry is generated, the Z flag will be cleared, otherwise it remains unchanged.

Following the addition operation, the result is checked to verify that a valid BCD representation exists in the unmasked portion of the result. If either value is not a valid BCD digit (0-9), a Decimal Format exception will occur and the destination will remain unchanged.

Condition Codes

CY	OV	S	Z
*	-	-	*

Set if a carry is generated, otherwise cleared CY

OV Unchanged

Unchanged S

Unchanged if the result is zero, otherwise cleared

Instruction Format

Format VIIc

Addressing Modes

Addressing Mode	src	dst	pat
Rn	0	0	_
[Rn]	0	0	-
[Rn+]	0	0	_
[<i>-</i> Rn }	0	0	
disp [Rn/PC]	0	0	_
[disp [Rn/PC]]	0	0	-
disp1 [disp2 [Rn/PC]]	0	0	_
/addr	0	0	-
[/addr]	0	0	-
[Rn](Rx)	0	0	_
disp [Rn/PC](Rx)	0	0	-
[disp [Rn/PC]](Rx)	0	0	-
/addr (Rx)	0	0	-
[/addr](Rx)	0	0	-
Immediate.Quick	0	X	-
Immediate	0	×	0

Exceptions

Decimal Format

X Illegal Addressing ModeUnavailable Addressing Mode

addf.s src.s.r, dst.s.rw addf.l src.l.r, dst.l.rw

Instruction

Add Short Real Add Long Real Opcode

5C•18 5E•18

Operation

dst ← src + dst

Description

The sum of the source and destination operands is stored in the destination operand. Both the integer condition codes and the floating point condition codes are updated to reflect the result of the operation.

If the absolute values of the source and destination operands are equal but differ in sign, the sign of the zero result will be determined by the programmed rounding mode.

If a source or destination operand is a NaN or an infinity, a Reserved Floating Point Operand exception will occur and the flags and destination will remain unchanged.

Condition Codes

	CY	OV	S	Z
ı	*	0	*	*

CY Set if the result is negative and non-zero, otherwise cleared

OV Cleared

S Set if the mantissa sign bit of the result is set, otherwise cleared

Z Set if the result is zero, otherwise cleared

F	IV	FZD	FOV	FUD	FPR
	*	_	*	*	*

FIV Set if an invalid operation is attempted, otherwise unchanged

FZD Unchanged

FOV Set if the result is infinite, otherwise unchanged

FUD Set if the destination result is denormal,

otherwise unchanged

FPR Set if a precision error occurs, otherwise unchanged

anonangou

Instruction Format

Format II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[- Rn]	0	0
disp [Rn/PC]	0	0
[disp[Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	Δ	Х
Immediate	Δ	X
X Illegal Addressing Mode	•	86-045

X Illegal Addressing Mode Δ Reserved Addressing Mode

Exceptions

Reserved Floating Point Operand Floating Point Overflow Floating Point Underflow Floating Point Precision

Syntax		Instruction	Opcode
and.b	src.b.r, dst.b.rw	AND Byte	A0
and.h	src.h.r, dst.h.rw	AND Halfword	A2
and.w	src.w.r, dst.w.rw	AND Word	A4

dst ← dst ∧ src

Description

The bit-wise AND of the source operand and destination operands is stored in the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
_	0	*	*

CY Unchanged

OV Cleared

S Set if the MSB of the result is set, otherwise cleared

Z Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[– Rn]	0	0
disp [Rn/PC]	0	0 0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X 86-046

X Illegal Addressing Mode

Exceptions

andbsu andbsd bsrc.b.r, blen.b.r, bdst.b.rw bsrc.b.r, blen.b.r, bdst.b.rw Instruction

AND Bit String (Upward)
AND Bit String (Downward)

Opcode

5B•10 5B•11

Operation

bdst ← bsrc ∧ bdst

Description

The bit-wise AND of the source and destination bit strings is stored in the destination bit string. Specifying the direction of the operation allows the correct result to be computed, even when the source and destination bit strings overlap.

To minimize the interrupt latency time, the ANDBS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

During the execution of the ANDBS instruction, registers R28 and R27 contain pointers to the bytes within the source and destination bit strings to be processed next. Following the execution of the instruction, R28 contains the address of the byte containing the final bit of the source bit string while R27 contains the address of the byte containing the final bit of the destination bit string.

Condition Codes

CY	OV	S	Z
-	-	_	_

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VIIb

Addressing Modes

Addressing Mode	bsrc	blen	bdst
Rn	Х	0	X
@[Rn]	0	-	0
@[Rn+]	0	-	0
@[_R n]	0	_	0
offset@[Rn/PC]	0	-	0
@[disp [Rn/PC]]	0	-	0
offset@[disp [Rn/PC]]	0	-	0
@/addr	0	-	0
@[/addr]	0	-	0
Rx@[Rn]	0		0
Rx@[Rn/PC]	0	-	0
Rx@[disp [Rn/PC]]	0	_	0
Rx@/addr	0	-	0
Rx@[/addr]	0	-	0
Immediate.Quick	X	_	X
Immediate	X	0	×
Y Illegal Addressing Mode	-		86-052

X Illegal Addressing Mode
- Unavailable Addressing Mode

Exceptions

Syntax		Instruction	Opcode
andnbsu	bsrc.b.r, blen.b.r, bdst.b.rw	AND Complemented Bit String (Upward)	5B•12
andnbsd	bsrc.b.r, blen.b.r, bdst.b.rw	AND Complemented Bit String (Downward)	5B•13

bdst ← ~bsrc ∧ bdst

Description

The bit-wise AND of the complemented source bit string and the destination bit string is stored in the destination bit string. Specifying the direction of the operation allows the correct result to be computed, even when the source and destination bit strings overlap.

To minimize the interrupt latency time, the ANDNBS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

During the execution of the ANDNBS instruction, registers R28 and R27 contain pointers to the bytes within the source and destination bit strings to be processed next. Following the execution of the instruction, R28 contains the address of the byte containing the final bit of the source bit string while R27 contains the address of the byte containing the final bit of the destination bit string.

Condition Codes

 <u>CY</u>	<u> </u>	S	Z
-	_	_	_

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VIIb

Addressing Modes

Addressing Mode	bsrc	blen	bdst
Rn	Х	0	Х
@[Rn]	0	_	0
@[Rn+]	0	-	0
@[<i>-</i> Rn]	0	-	0
offset@[Rn/PC]	0	-	0
@[disp [Rn/PC]]	0	_	0
offset@[disp [Rn/PC]]	0	_	0
@/addr	0	_	0
@[/addr]	0	_	0
Rx@[Rn]	0	-	0
Rx@[Rn/PC]	0	_	0
Rx@[disp [Rn/PC]]	0	_	0
Rx@/addr	0	_	0
Rx@[/addr]	0	_	0
Immediate.Quick	X	_	X
Immediate	×	0	×
X Illegal Addressing Mode	-		86-052

X Illegal Addressing Mode
- Unavailable Addressing Mode

Exceptions

Syntax		Instruction	Opcode
bcc	disp8	Branch on Condition (byte displacement)	6x
bcc	disp16	Branch on Condition (halfword displacement)	7x


Description

The specified condition is tested and if true a branch is taken. The target address is computed by sign extending the 8- or 16-bit displacement field to 32 bit length and adding it to the PC.

The PC relative addressing mode is implicitedly selected by these instructions. The value of the PC used to compute the target address is the first byte of the branch instruction.

	<u>Mnemonic</u>	<u>Condition</u>
Signed	BGT BGE BLT BLE	Branch if Greater Branch if Greater or Equal Branch if Less Branch if Less or Equal
Unsigned	BH BNL BL BNH	Branch if Higher Branch if Not Lower Branch if Lower Branch if Hot Higher
Flags	BE BNE BV BNV BN BP BC BNC BZ BNZ BR	Branch if Equal Branch if Not Equal Branch if Overflow Branch if No Overflow Branch if Negative Branch if Positive Branch if Carry Branch if No Carry Branch if Zero Branch if Not Zero Unconditional Branch

Condition Codes



CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format IV

$((S \oplus OV) \lor Z) = 0$ $(S \oplus OV) = 0$ $(S \oplus OV) = 1$ $((S \oplus OV) \lor Z) = 1$ $(CY \lor Z) = 0$	6F/7F 6D/7D 6C/7C 6E/7E 67/77
$(S \oplus OV) = 0$ $(S \oplus OV) = 1$ $((S \oplus OV) \lor Z) = 1$ $(CY \lor Z) = 0$	6C/7C 6E/7E
$((S \oplus OV) \lor Z) = 1$ $(CY \lor Z) = 0$	6E/7E
$(\dot{C}Y \vee Z) = 0$	
•	67 <i>/</i> 77
01/ 0	
	63/73
CY = 1_	62/72
	66/76
	64/74
	65/75
- ' '	60/70
	61/71
	68/78
	69/79
	62/72
-, -	63/73
	64/74
_	65/75
Always	6A/7A
	CY = 0

Exceptions

None

7-11

brk

Instruction

Breakpoint Trap

Opcode

C8


Operation

```
[-SP] ← Exception Code
[-SP] ← PSW
[-SP] ← NextPC
PC ← [Exception Vector 13]
```

Description

The breakpoint trap is asserted and program control is transferred to the breakpoint trap exception handler.

Condition Codes



CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format V

Exceptions

Breakpoint Trap

brkv

Instruction

Break on Overflow

Opcode

C9


Operation

[-SP] ← CurrentPC [-SP] ← Exception Code [-SP] ← PSW [-SP] ← NextPC PC ← [Exception Vector 21]

Description

The OV flag is tested and if set, an Integer Overflow Exception occurs. Otherwise, instruction execution continues witht the next instruction.

Condition Codes



CY Unchanged

Unchanged OV

S Z Unchanged

Unchanged

Instruction Format

Format V

Exceptions

Integer Overflow

BSR

Syntax

bsr

disp16

Instruction

Branch to Subroutine

Opcode 48


Operation

Description

The address of the next instruction is pushed onto the stack and control is transferred to the address computed by adding the sign extended16-bit displacment to the PC.

The PC relative addressing mode is implicitedly selected by this instructions. The value of the PC used to compute the target address is the first byte of the branch instruction.

Condition Codes



CY Unchanged

OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format IV

Exceptions

call

target.b.ex, arg.w.r

Instruction

Call Procedure

Opcode

49

Operation

tmp1 ← effective_address(target)
tmp2 ← effective_address(arg)
[-SP] ← AP
AP ← tmp2
[-SP] ← NextPC
PC ← tmp1

Description

The CALL instruction is high level language oriented instruction for transferring control to a subordinate procedure.

The instruction operates by first calculating the effective addresses of the target procedure and argument list and saving the current AP and PC registers on the stack. The newly calculated values then replace the contents of the AP and PC registers.

When the autoincrement, autodecrement, or scaled index addressing modes are used for either the target or argument operands, the contents of the pointer are modified by four. Also, the result is unpredictable if the autoincrement or autodecrement addressing mode is specified using SP as the base register.

Addressing Modes

Addressing Mode	target	arg
Rn	Х	X
[Rn]	0	0
[Rn+]	0	0
[- Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	X	X
Immediate	X	X

X Illegal Addressing Mode

86-073

Exceptions

None

Condition Codes

CY	OV	S	Z
_	_	_	_

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format I, II



caxi

Rn.w.rw, dst.w.rwi

Instruction

Compare and Exchange Interlocked

Opcode

4C

Operation

```
lock
flags ← dst – Rn
if (Z = 1) then
dst ← R28
else
Rn ← dst
unlock
```

Description

This instruction is used to synchronize processes or provide mutual exclusion in a multiple processor configuration. CAXI is a more general form of the TASI instruction.

The processor informs other bus masters in the system that an indivisible operation will take place by asserting the bus lock output signal. The destination operand is then fetched and compared with Rn and if equal, the contents of R28 are stored in the destination. Otherwise the destination contents are placed in Rn. The bus lock output is then negated, indicating that other bus masters may again access the shared data.

If the register addressing mode is specified for the destination, the execution of the instruction is meaningless but the operation is carried out.

This instruction is not allowed to use Format II and furthermore, the Format I direction field must be zero.

Instruction Format

Format I

Condition Codes

CY	OV	S	Z
*	*	*	*

CY Set if a borrow is generated, otherwise cleared OV Set if integer overflow occurs, otherwise cleared

S Set if the results are negative, otherwise cleared

Z Set if the results are zero, otherwise cleared

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	X	0
[Rn+]	X	0
[- R n]	X	0
disp [Rn/PC]	X	0
[disp [Rn/PC]]	X	0
disp1 [disp2 [Rn/PC]]	X	0
/addr	X	0
[/addr]	X	0
[Rn](Rx)	Х	0
disp [Rn/PC](Rx)	X	0
[disp [Rn/PC]](Rx)	X	0
/addr (Rx)	X	0
[/addr](Rx)	X	0
Immediate.Quick	X	X
Immediate	Х	Х

X Illegal Addressing Mode

Exceptions



Syntax		Instruction	Opcode
chkar	va.p.r, level.b.r	Check Read Access Permission	4D
chkaw	va.p.r, level.b.r	Check Write Access Permission	4E
chkae	va.p.r, level.b.r	Check Execute Access Permission	4F

check memory access permissions

Description

A check is made if the byte data addressed by the virtual address can be accessed at the specified execution level. The Z flag will be set if the specified access is permitted. The CY flag indicates whether the virtual address is mapped into the I/O address space. The S flag will be set if the MMU was unable to complete the address translation.

An Illegal Data Field exception will occur if the execution level operand is not in the range

$$0 \le level \le 3$$

or the current execution level is less privileged than the level operand

level < PSW.EL

The absence of the area or page tables will cause a memory management fault just as in a normal data access, however, the page need not be physical present for access rights to be checked.

When executed in the real mode, the Z flag will be set and the CY and S flags cleared.

Condition Codes

	CY	OV	S	Z
ſ	*	_	*	*

CY Set if the page is I/O mapped, otherwise cleared

OV Unchanged

S Set if the translation fails, otherwise cleared

Z Set if operation is permissible, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	va	level
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[- Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	0
Immediate	0	0

B6-091

Exceptions

Illegal Data Field

chlvl

level.b.r, arg.b.r

Instruction

Change Execution Level

Opcode

4B

Operation

[-SP] ← zero_extended(arg) [-SP] ← Exception Code

[-SP] ← PSW

[-SP] ← NextPC

PC ← [Exception Vector (24 + level)]

Description

This instruction provides a protected method of accessing more privileged execution levels.

The execution level is changed to the new level and the byte argument is zero extended to word length pushed on the target execution level stack. The change execution level exception processing then pushes the exception code, PSW and PC of the next instruction on the stack and transfers control to the appropriate exception handler.

An Illegal Data Field exception will occur if the level operand is not in the range

 $0 \le \text{level} \le 3$

or the current execution level is less than the level operand

level < PSW.EL

Operands are zero extended to byte length if the immediate quick addressing mode is specified.

Condition Codes

CY	OV	S	Z
_	-	_	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	level	arg
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0 0 0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0 -
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	0
Immediate	0	0

86-09

Exceptions

Illegal Data Field

clr1

offset.w.r, base.w.rw

Instruction

Bit Test and Clear

Opcode

Α7

Operation

CY ← bit(base, offset) Z ← ~bit(base, offset) bit(base, offset) ← 0

Description

The bit located at the sum of the byte base address and bit offset is tested and then cleared. The CY and Z flags reflect the state of the bit prior to the execution of the instruction.

The location of the designated bit is determined by the base operand. If the register addressing mode is used for the base operand, the designated bit is located within a general purpose register at the specified bit offset. For any other addressing mode, the designated bit is in memory at the specified bit offset from the base address. An Illegal Data Field exception occurs if the bit offset is outside the range 0 to 31.

If the autoincrement or autodecrement addressing mode is specified for the base operand, the base operand is treated as word data and is incremented or decremented by four. When the immediate quick addressing mode is specified, the immediate data is zero extended to word length and used as the bit offset.

Addressing Modes

Addressing Mode	offset	base
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[- Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	Х
Immediate	0	×

X Illegal Addressing Mode

86-095

Exceptions

7-19

Illegal Data Field

Condition Codes

CY	OV	S	Z
*	-		*

CY Set if the designated bit is 1, otherwise cleared

OV Unchanged

S Unchanged

Z Set if the designated bit is 0, otherwise cleared

Instruction Format

1.0

Format I, II

cirtib

va.p.r

Instruction

Clear TLB Entry

Opcode

FE/F

Operation

TLB Entry(va) ← Invalid

Description

The virtual address and the section designator (R28) are used to identify a TLB entry to be marked as invalid. The CLRTLB instruction only clears a TLB entry that has a matching virtual to physical address translation.

If the contents of R28 are 0FFFFFFFH, the virtual address operand is translated using the current virtual address space. Otherwise, R28 is assumed to contain an area table base address and the virtual address is translated by ignoring the lower 3 bits of the area table base register and performing no area table length checking.

If the immediate quick addressing mode is specified for the virtual address operand, the immediate data is zero extended to 32-bit length and used as the virtual address.

This instruction can be executed in either the real or virtual address mode.

Condition Codes

CY	OV	S	Z
-	-		-
			L

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format III

Addressing Modes

Rn O [Rn O [Rn O [Rn O [Rn O [Rn O [Rn O O O O O O O O O	Addressing Mode	va
[Rn+] O [-Rn] O disp[Rn/PC] O [disp[Rn/PC]] O disp1[disp2[Rn/PC]] O /addr O [/addr] O [Rn](Rx) O disp[Rn/PC](Rx) O [disp[Rn/PC](Rx) O [/addr (Rx) O /addr (Rx) O [/addr](Rx) O [/addr](Rx) O [/addr](Rx) O [/addr](Rx) O [/addr](Rx) O	Rn	0
[-Rn] O disp [Rn/PC] O [disp [Rn/PC]] O [disp1 [disp2 [Rn/PC]] O /addr O /addr] O [Rn](Rx) O disp [Rn/PC](Rx) O [disp [Rn/PC](Rx) O /addr (Rx) O /addr (Rx) O Immediate.Quick O	[Rn]	0
disp [Rn/PC] O [disp [Rn/PC]] O disp1 [disp2 [Rn/PC]] O /addr O [/addr] O [Rn](Rx) O disp [Rn/PC](Rx) O [disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	[Rn+]	
[disp [Rn/PC]] O disp1 [disp2 [Rn/PC]] O /addr O [/addr] O [Rn](Rx) O disp [Rn/PC](Rx) O [disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	[- Rn]	0
disp1 [disp2 [Rn/PC]] O /addr O [/addr] O [Rn](Rx) O disp [Rn/PC](Rx) O [disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	disp [Rn/PC]	0
/addr	[disp [Rn/PC]]	0
[/addr] O [Rn](Rx) O disp [Rn/PC](Rx) O [disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	disp1 [disp2 [Rn/PC]]	0
[Rn](Rx) O disp [Rn/PC](Rx) O [disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	/addr	0
disp [Rn/PC](Rx) O [disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	[/addr]	0
[disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	[Rn](Rx)	0
/addr (Rx) O [/addr](Rx) O Immediate.Quick O	disp [Rn/PC](Rx)	0
[/addr](Rx) O Immediate.Quick O	[disp [Rn/PC]](Rx)	0
Immediate.Quick O	/addr(Rx)	0
	[/addr](Rx)	0
Immediate O	Immediate.Quick	0
86-077	Immediate	İ

Exceptions

Privileged Instruction

CLRTLBA

Clear All TLB Entries

CLRTLBA

Syntax cirtiba

Instruction

Clear All TLB Entries

Opcode

10

Operation

All TLB Entries ← Invalid

Description

Each translation lookaside buffer entry is voided.

This instruction can be executed in either the real or the virtual address mode.

Condition Codes

CY	OV	S	Z
_	-	-	_

CY

Unchanged Unchanged Unchanged Unchanged OV SZ

Instruction Format

Format V

Exceptions

Privileged Instruction

CMP Compare

Syntax		Instruction	Opcode
cmp.b	src1.b.r, src2.b.r	Compare Byte	B8
cmp.h	src1.h.r, src2.h.r	Compare Halfword	BA
cmp.w	src1.w.r, src2.w.r	Compare Word	BC

Operation

src2 - src1

Description

The source operands are compared by subtracting the first source operand from the second source operand and updating the flags in the PSW.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

	CY	OV	S	Z
ſ	*	*	*	*

CY Set if a borrow is generated, otherwise cleared Set if integer overflow occurs, otherwise cleared OV S Z Set if the result is negative, otherwise cleared

Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src1	src2
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp[Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	0
Immediate	0	O 86-062

Exceptions

Syntax		Instruction	Opcode
cmpbfs	bsrc.w.r, blen.b.r, src.w.r	Compare Sign Extended Bit Field	5D•00
cmpbfz	bsrc.w.r, blen.b.r, src.w.r	Compare Zero Extended Bit Field	5D•01
cmpbfl	bsrc.w.r, blen.b.r, src.w.r	Compare Left Justified Bit Field	5D•02

flags ← src - bitfield

Description

The designated bit field is extracted using the specified mode and compared to the source operand. The comparison is made by subtracting the bit field data from the word length source operand and storing the result in the condition codes.

If the bit field length is zero, zero will be subtracted from the source operand.

The sum of the bit offset and the bit field length must not exceed thirty-two, otherwise an Illegal Data Field exception will occur.

If the immediate quick addressing mode is specified for 'he source operand, the immediate data is zero extended to the word length before performing the comparison operation.

Condition Codes

CY	0V	S	Z
*	*	*	*

CY Set if a borrow is generated, otherwise cleared OV Set if integer overflow occurs, otherwise cleared

Set if the result is negative, otherwise cleared

Set if the result is zero, otherwise cleared

Addressing Modes

Bit Address	bsrc	blen	src	Byte Address
Rn	Х	0	0	Rn
@[Rn]	0	-	0	[Rn]
@[Rn+]	0	-	0	[Rn+]
@[-Rn]	0	- 1	0	[-Rn]
offset@[Rn]	0	-	0	disp[Rn]
offset@[PC]	0	-	0	disp[PC]
@[disp[Rn]]	0	-	0	[disp[Rn]]
@[disp[PC]]	0	-	0	[disp[PC]]
offset@[disp[Rn]]	0	-	0	disp1[disp2[Rn]]
offset@[disp[PC]]	0	-	0	disp1[disp2[PC]]
@/addr	0	-	0	/addr
@[/addr]	0	-	0	[/addr]
Rx@[Rn]	0	-	0	[Rn](Rx)
Rx@[Rn]	0	-	0	disp [Rn](Rx)
Rx@[PC]	0	-	0	disp [PC](Rx)
Rx@[disp[Rn]]	0	-	0	[disp[Rn]](Rx)
Rx@[disp[PC]]	0	-	0	[disp[PC]](Rx)
Rx@/addr	0	-	0	/addr (Rx)
Rx@[/addr]	0	-	0	[/addr](Rx)
Immediate.Quick	Х	_	0	Immediate.Quick
Immediate	Х	0	0	Immediate

X Illegal Addressing Mode
- Unavailable Addressing Mode

Exceptions

Illegal Data Field

Instruction Format

Format VIIb

cmpc.b src.b.r, slen.b.r, dst.b.r, dlen.b.r src.h.r, slen.b.r, dst.h.r, dlen.b.r

Instruction

Compare Byte Character String Compare Halfword Character String Opcode

58•00 5A•00

Operation

flags \leftarrow dst - src

Description

The character string designated by the source operand is compared to the character string designated by the destination operand. The comparison continues until the end of either character string is reached or there is a disagreement between the string contents. Following the execution of the instruction, the S and Z flags are updated to reflect the relationship between the character strings.

The S flag reflects the lexical ordering of the character strings. If the compare instruction terminates with different characters, then the S flag reflects the unsigned comparison of the two strings. If the compare instruction terminates by reaching the of either string, the S flag will indicate the shorter string. The Z flag will be set if and only if the character strings are of identical length and contents.

During the comparison operation, registers R28 and R27 are used to maintain the source and destination addresses respectively. Following the execution of the CMPC instruction, these registers contain the addresses of the characters immediately following the the strings if the end of either string was reached. Otherwise, R28 and R27 will contain the addresses of the characters in disagreement.

To minimize the interrupt latency time, the CMPC instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

Condition Codes

CY	OV	S	Z
-	-	*	*

CY Unchanged OV Unchanged

S Set if src > dst, otherwise cleared Z Set if src = dst, otherwise cleared

Instruction Format

Format VIIa

Addressing Modes

Addressing Mode	src	slen	dst	dlen
Rn	Х	0	Х	0
[Rn]	0	-	0	-
[Rn+]	0	_	0	- [
[-Rn]	0	-	0	-
disp [Rn/PC]	0	-	0	-
[disp [Rn/PC]]	0	-	0	-
disp1 [disp2 [Rn/PC]]	0	-	0	-
/addr	0	-	0	-
[/addr]	0	–	0	-
[Rn](Rx)	0	_	0	-
disp [Rn/PC](Rx)	0	-	0	-
[disp [Rn/PC]](Rx)	0	-	0	-
/addr (Rx)	0	-	0	-
[/addr](Rx)	0	-	0	-
Immediate.Quick	X	-	X	-
Immediate	X	0	Х	0

X Illegal Addressing Mode - Unavailable Addressing Mode

Exceptions

Illegal Data Field

cmpcf.b

src.b.r, slen.b.r, dst.b.r, dlen.b.r src.h.r, slen.b.r, dst.h.r, dlen.b.r

Instruction

Compare Byte Character String with Filler Compare Halfword Character String with Filler

Opcode

58•01 5A•01

Operation

flags ← dst - src

Description

1.0

The character string designated by the source operand is compared to the character string designated by the destination operand. The comparison operation continues until a disagreement between the string contents is detected or both strings are exhausted. If the source and destination character strings are not of equal length, the shorter string will be automatically extended using the fill character in R26 to the longer string length. Following the execution of the instruction, the S and Z flags are updated to reflect the relationship between the character strings.

The S flag reflects the lexical ordering of the character strings. If the compare instruction terminates with different characters, then the S flag reflects the unsigned comparison of the two strings. If the compare instruction terminates by reaching the of either string, the S flag will indicate the shorter string. The Z flag will be set if and only if the character strings are of identical length and contents.

During the comparison operation, registers R28 and R27 are used to maintain the source and destination addresses respectively. Following the execution of the CMPCF instruction, these registers contain the addresses of the characters immediately following the the strings if the end of either string was reached. Otherwise, R28 and R27 will contain the addresses of the characters in disagreement.

To minimize the interrupt latency time, the CMPCF instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

Condition Codes

CY	OV	S	Z
_	-	*	*

CY Unchanged

OV Unchanged

S Set if src > dst, otherwise cleared Z Set if src = dst, otherwise cleared

Instruction Format

Format VIIa

Addressing Modes

Addressing Mode	src	slen	dst	dlen
Rn	Х	0	Х	0
[Rn]	0	_	0	-
[Rn+]	0	-	0	_
[- Rn]	0	-	0	-
disp [Rn/PC]	0	_	0	_
[disp [Rn/PC]]	0	-	0	-
disp1 [disp2 [Rn/PC]]	0	-	0	-
/addr	0	-	0	_
[/addr]	0	-	0	-
[Rn](Rx)	0	-	0	-
disp [Rn/PC](Rx)	0	-	0	-
[disp [Rn/PC]](Rx)	0	-	0	-
/addr (Rx)	0	-	0	-
[/addr](Rx)	0	-	0	-
Immediate.Quick	Х	-	Х	_
Immediate	X	0	X	۵
Y Illegal Addressing Mode			L	86-048

X Illegal Addressing Mode – Unavailable Addressing Mode

Exceptions

cmpcs.b cmpcs.h src.b.r, slen.b.r, dst.b.r, dlen.b.r src.h.r, slen.b.r, dst.h.r, dlen.b.r Instruction

Compare Byte Character String with Stopper

Compare Halfword Character String with Stopper

Opcode 58.02

5A-02

Operation

flags ← dst - src

Description

The character string designated by the source operand is compared to the character string designated by the destination operand. The comparison operation continues until a disagreement between the string contents is detected a string is exhausted or the stop character in R26 is detected in either string. Following the execution of this instruction, the S, Z, and CY flags are updated to reflect the relationship between the character strings.

The S flag reflects the lexical ordering of the character strings. If the compare instruction terminates with different characters, then the S flag reflects the unsigned comparison of the two strings. If the compare instruction terminates by reaching the end of either string without detecting the stop character, the S flag will indicate the shorter string. The Z flag will be set if and only if the character strings are of identical length and content. The CY flag is cleared if the stop character is detected in either string, otherwise it is set.

During the comparison operation, registers R28 and R27 are used to maintain the source and destination addresses respectively. Following the execution of the CMPCS instruction, these registers contain the addresses of the characters immediately following the the strings if the end of either string was reached. Otherwise, R28 and R27 will contain the addresses of the characters in disagreement.

To minimize the interrupt latency time, the CMPCS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

Condition Codes

CY	OV	S	Z
*	-	*	*

CY Set if the compare operation terminates without detecting the stop character in either string, otherwise cleared

OV Unchanged

S Set if src > dst, otherwise cleared

Set if src = dst, otherwise cleared

Instruction Format

Format VIIa

Addressing Modes

Addressing Mode	src	slen	dst	dlen
Rn	Х	0	Х	0
[Rn]	0	_	0	-
[Rn+]	0	-	0	_
[-Rn]	0	-	0	_
disp [Rn/PC]	0	-	0	_
[disp [Rn/PC]]	0	-	0	_
disp1 [disp2 [Rn/PC]]	0	_	0	_
/addr	0	_	0	_
[/addr]	0	-	0	_
[Rn](Rx)	0	-	0	_
disp [Rn/PC](Rx)	0	_	0	_
[disp [Rn/PC]](Rx)	0	-	0	_
/addr (Rx)	0	_	0	_
[/addr](Rx)	0	-	0	_
Immediate.Quick	Х	_	Х	-
Immediate	X	0	Х	0

X Illegal Addressing Mode Unavailable Addressing Mode

Exceptions

cmpf.s cmpf.l

src1.s.r, src2.s.r src1.l.r, src2.l.r

Instruction

Compare Short Real Compare Long Real Opcode

5C-00 5E-00

Operation

Flags ← src2 - src1

Description

The difference of the two source operands is computed and the integer and floating point condition codes are updated to reflect the result of the operation.

If either source operand is a NaN or an infinity, a Reserved Floating Point Operand exception will occur and the flags will remain unmodified.

Condition Codes

CY	OV	S	Z
*	*	*	* .

Set if the result is negative, otherwise cleared CY

OV Set if unordered, otherwise cleared

Set to the MSB of the result S

Z Set if the result is zero, otherwise cleared

_	FIV	FZD	FOV	FUD	FPR
	*	_	-	_	_

FIV Set if an invalid operation is attempted,

otherwise unchanged

FZD Unchanged

FOV Unchanged

FUD Unchanged

FPR Unchanged

Instruction Format

Format II

Addressing Modes

Addressing Mode	src1	src2
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp[Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	Δ	Δ
Immediate	Δ	Δ
Δ Reserved Addressing Mode		86-068

Exceptions

Reserved Floating Point Operand Invalid Floating Point Operation

cvt.sl cvt.ls src.s.r, dst.l.w src.l.r, dst.s.w Instruction

Convert Short Real to Long Real Convert Long Real to Short Real Opcode 5F•10

5F•08

Operation

dst ← src

Description

The source operand is converted to the destination operand format. The integer and floating point condition codes are updated to reflect the result of the operation.

Condition Codes

	CY	OV	S	Z
ſ	*	0	*	*

CY Set if the result is negative and non-zero, otherwise cleared

OV Cleared

S Set if the mantissa sign bit of the result is set, otherwise cleared

Z Set if the destination is zero, otherwise cleared

FIV	FZD	FOV	FUD	FPR
*	_	*	*	*

FIV Set if an invalid operation is attempted,

otherwise unchanged

FZD Unchanged

FOV Set if the result is infinite, otherwise unchanged

FUD Set if the destination result is denormal,

otherwise unchanged

FPR Set if a precision error occurs, otherwise unchanged

Instruction Format

Format II

Addressing Modes

Addressing Mode .	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[- Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	Δ	Х
Immediate	Δ	X
X Illegal Addressing Mode	<u> </u>	86-045

X Illegal Addressing Mode
Δ Reserved Addressing Mode

Exceptions

Reserved Floating Point Operand Floating Point Overflow Floating Point Underflow Floating Point Precision

cvt.ws cvt.wl src.w.r, dst.l.w src.w.r, dst.l.w Instruction

Convert Word to Short Real Convert Word to Long Real Opcode 5F•00

5F•11

Operation

dst ← src

Description

The word source operand is converted to the destination operand format. The integer and floating point condition codes are updated to reflect the result of the operation.

Condition Codes

CY	OV	S	Z
*	0	*	*

CY Set if the result is negative and non-zero, otherwise cleared

OV Cleared

S Set if the mantissa sign bit of the result is set, otherwise cleared

Z Set if the result is zero, otherwise cleared

FIV	FZD	FOV	FUD	FPR
-	_	-	-	*

FIV Unchanged

FZD Unchanged

FOV Unchanged

FUD Unchanged

FPR Set if a precision error occurs, otherwise unchanged

Instruction Format

Format II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	Δ	X
Immediate	Δ	X

X Illegal Addressing Mode Δ Reserved Addressing Mode

Exceptions

Floating Point Precision

Syntax cvt.sw

cvt.lw

src.s.r, dst.w.w src.l.r, dst.w.w

Instruction

Convert Short Real to Word Convert Long Real to Word

Opcode

5F•01 5F•09

Operation

dst ← src

Description

The source operand is converted to the word data type. The integer and floating point condition codes are updated to reflect the result of the operation.

Condition Codes

CY	OV	S	Z
-	*	*	*

CY Unchanged

OV Set if integer overflow occurs, otherwise cleared Set if the result is negative, otherwise cleared

SZ Set if the result is zero, otherwise cleared

FIV	FZD	FOV	FUD	FPR
*	_	_	_	*

Set if an invalid operation is attempted, FIV

otherwise unchanged

FZD Unchanged FOV Unchanged

FUD Unchanged

Set if a precision error occurs, otherwise **FPR**

unchanged

Instruction Format

Format II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[—Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	Δ	X *
Immediate	Δ	×
X Illegal Addressing Mode	•	86-045

X Illegal Addressing Mode Δ Reserved Addressing Mode

Exceptions

Reserved Floating Point Operand Invalid Floating Point Operation Floating Point Precision

cvtd.pz

src.b.r, dst.h.w, pat.b.r

Instruction

Convert Packed to Zoned Decimal

Opcode

59.10

Operation

$$\begin{array}{lll} tmp[3:0] & \leftarrow & src[7:4] \\ tmp[7:4] & \leftarrow & 0 \\ tmp[11:8] & \leftarrow & src[3:0] \\ tmp[15:12] & \leftarrow & 0 \\ dst[7:0] & \leftarrow & tmp[7:0] \lor pat[7:0] \\ dst[15:8] & \leftarrow & tmp[15:8] \lor pat[7:0] \\ if & src = 0 & then \\ & Z & \leftarrow Z \\ else & Z & \leftarrow 0 \end{array}$$

Description

The byte length source operand is unpacked by performing a bit-wise OR or the digits with the pattern operand.

rior to the conversion, the source operand is checked To verify a that a valid BCD representation exists in the unmasked portion of the data. If either value is not a legal BCD digit (0-9), a Decimal Format exception will occur and the destination will remain unchanged.

Condition Codes

CY	OV	S	Z
-	_	_	*

CY Unchanged

OV Unchanged Unchanged

SZ Unchanged if the source operand is zero, otherwise cleared

Instruction Format

Format VIIc

Addressing Modes

Addressing Mode	src	dst	pat
Rn	0	0	-
[Rn]	0	0	_
[Rn+]	0	0	_
[<i>-</i> Rn]	0	0	_
disp [Rn/PC]	0	0	-
[disp [Rn/PC]]	0	0	-
disp1 [disp2 [Rn/PC]]	0	0	-
/addr	0	0	-
[/addr]	0	0	-
[Rn](Rx)	0	0	_
disp [Rn/PC](Rx)	0	0	-
[disp [Rn/PC]](Rx)	O٠	0	-
/addr(Rx)	0	0	-
[/addr](Rx)	0	0	_
Immediate.Quick	0	X	_
Immediate	0	Х	0

X Illegal Addressing Mode - Unavailable Addressing Mode

Exceptions

Decimal Format

CVTD.ZP

Syntax

cvtd.zp

src.h.r, dst.b.w, pat.b.r

Instruction

Convert Zoned to Packed Decimal

Opcode 59·18

Operation

Description

The halfword source operand is converted from zoned decimal format to packed decimal format and stored in the destination operand.

Prior to the conversion, the source operand is checked to verify that a valid BCD representation exists in the lower nibbles of the upper and lower bytes. The upper nibbles are then compared to the upper nibble of the mask pattern. If either condition exists, a Decimal Format exception will occur and the destination will remain unchanged.

Condition Codes

CY	OV	S	Z
_	_	-	*

CY Unchanged

OV Unchanged

S Unchanged

Z Unchanged if the destination is zero, otherwise cleared

Instruction Format

Format VIIc

Addressing Modes

Addressing Mode	src	dst	pat
Rn	0	0	_
[Rn]	0	0	-
[Rn+]	0	0	-
[- Rn]	0	0	-
disp [Rn/PC]	0	0	_
[disp [Rn/PC]]	0	0	_
disp1 [disp2 [Rn/PC]]	0	0	-
/addr	0	0	-
[/addr]	0	0	-
[Rn](Rx)	0	0	-
disp [Rn/PC](Rx)	0	0	-
[disp [Rn/PC]](Rx)	0	0	-
/addr (Rx)	0	0	-
[/addr](Rx)	0	0	-
Immediate.Quick	0	X	-
Immediate	0	X	0

X Illegal Addressing Mode - Unavailable Addressing Mode

Exceptions

Decimal Format

Syntax dbcc

Rn.w.rw, disp16

Instruction

Decrement and Branch on Condition

Opcode

C6•x/C7•x

Operation


Description

The specified general purpose register is decremented and if not zero and the specified condition is met, the branch is taken.

The PC relative addressing mode is implicitedly selected by these instructions. The 16-bit displacement field is sign extended to 32 bit length and added to the PC to compute the target address. The value of the PC used to compute the target address is the first byte of the decrement and branch instruction.

	<u>Mnemonic</u>	Condition
Signed	DBGT DBGE DBLT DBLE	Branch if Greater Branch if Greater or Equal Branch if Less Branch if Less or Equal
Unsigned	DBH DBNL DBL DBNH	Branch if Higher Branch if Not Lower Branch if Lower Branch if Hot Higher
Flags	DBE DBNE DBV DBNV DBN DBP DBC DBNC DBZ DBNZ DBR	Branch if Equal Branch if Not Equal Branch if Overflow Branch if No Overflow Branch if Negative Branch if Positive Branch if Carry Branch if No Carry Branch if Zero Branch if Not Zero Unconditional Branch

Condition Codes



OV Unchanged S Unchanged Z Unchanged Unchanged

Instruction Format

Format VI

Mnemonic DBGT DBGE DBLT DBLE DBNL DBNL DBNH DBNH DBE DBNE DBNE DBV DBNV DBN	Condition $((S \oplus OV) \lor Z) = 0$ $(S \oplus OV) = 0$ $(S \oplus OV) = 1$ $((S \oplus OV) \lor Z) = 1$ $(CY \lor Z) = 0$ CY = 0 CY = 1 $(CY \lor Z) = 1$ Z = 1 Z = 0 OV = 1 OV = 0 S = 1	Opcode C7-7 C7-6 C6-6 C6-7 C7-3 C7-1 C6-1 C6-3 C6-2 C7-2 C6-0 C7-0 C6-4
DBNV	OV = 0	C7•0
DBN DBP DBC DBNC	S = 1 S = 0 CY = 1 CY = 0	C6•4 C7•4 C6•1 C7•1
DBNC DBZ DBNZ DBR	Z = 1 Z = 0 Always	C6•2 C7•2 C6•5

Exceptions

None

Syntax		Instruction	Opcode
dec.b	dst.b.rw	Decrement Byte	D0/1
dec.h	dst.h.rw	Decrement Halfword	D2/3
dec.w	dst.w.rw	Decrement Word	D4/5

 $dst \leftarrow dst - 1$

Description

The contents of the destination operand are decremented.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

The DEC instruction is a shorter encoding for the more general instruction

> sub #1, dst

Condition Codes

CY	OV	S	Z
*	*	*	*

CY Set if a borrow is generated, otherwise cleared OV Set if integer overflow occurs, otherwise cleared S Set if the result is negative, otherwise cleared

Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	dst
Rn	0
[Rn]	0
[Rn+]	0
[-Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr(Rx)	0
[/addr](Rx)	0
Immediate.Quick	x
Immediate	X

X Illegal Addressing Mode

86-056

Exceptions

None

Instruction Format

Format III

dispose

Instruction

Dispose Stack Frame

Opcode

CC

Operation

$$SP \leftarrow FP$$

 $FP \leftarrow [SP+]$

Description

The DISPOSE instruction deletes the current stack frame by copying the contents of the frame pointer (R30) to the stack pointer (R31) and restoring the original frame pointer from the stack.

Condition Codes

CY	OV	S	Z
-	_	_	_

CY Unchanged

Unchanged OV

S Unchanged

Unchanged

Instruction Format

Format V

Exceptions

None

Syntax		Instruction	Opcode
div.b	src.b.r, dst.b.rw	Divide Byte	A1
div.h	src.h.r, dst.h.rw	Divide Halfword	A3
div.w	src.w.r, dst.w.rw	Divide Word	A5

dst ← dst + src

Description

The contents of the destination operand is replaced with the quotient of the source and destination operands. The quotient is computed according to the rules of signed division. Overflow occurs when the negative maximum integer is divided by -1.

The destination will remain unchanged if an integer overflow or Zero Divide exception occurs.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
_	*	*	*

CY Unchanged

Set if integer overflow occurs, otherwise cleared OV

S Z Set if the result is negative, otherwise cleared

Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[- Rn]	0	0
disp [Rn/PC]	0	0
[disp[Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	×
Immediate	0	X

X Illegal Addressing Mode

Exceptions

Zero Divide

Instruction Format

Format I, II

divf.s divf.l src.s.r, dst.s.rw src.l.r, dst.l.rw Instruction

Divide Short Real Divide Long Real Opcode

5C•1B 5E•1B

Operation

dst ← dst + src

Description

The quotient of the source operand and destination operand is stored in the destination operand. Both the integer and floating point condition codes are updated to reflect the result of the operation.

If the destination operand is zero and the source operand a non-zero normalized number, the result is zero with the sign determined by the exclusive OR of the source and destination signs.

Condition Codes

CY	OV	S	Z
*	0	*	*

- CY Set if the result is negative and non-zero, otherwise cleared
- OV Cleared
- S Set if the mantissa sign bit of the result is set, otherwise cleared
- Z Set if the result is zero, otherwise cleared

FIV	FZD	FOV	FUD	FPR
*	*	*	*	*

- FIV Set if an invalid operation occurs, otherwise unchanged
- FZD Set if division by zero occurs, otherwise unchanged
- FOV Set if the result is infinite, otherwise unchanged
- FUD Set if the destination result is denormal,
- otherwise unchanged
- FPR Set if a precision error occurs, otherwise unchanged

Instruction Format

Format II

Addressing Modes

	src	dst
Rn	0	0
[Ŕn]	0	0
[Rn+]	0	0
[- Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	Δ	X
Immediate	Δ	х

X Illegal Addressing Mode Δ Reserved Addressing Mode

Instruction Exceptions

Reserved Floating Point Operand Invalid Floating Point Operation Floating Point Divide by Zero Floating Point Overflow Floating Point Underflow Floating Point Precision

Syntax		Instruction	Opcode
divu.b	src.b.r, dst.b.rw	Divide Unsigned Byte	B1
divu.h	src.h.r, dst.h.rw	Divide Unsigned Halfword	B3
divu.w	src.w.r, dst.w.rw	Divide Unsigned Word	B5

dst ← dst + src (unsigned)

Description

The contents of the destination operand is replaced with the quotient of the source and destination operands. The quotient is computed according to the rules of unsigned division.

The destination will remain unchanged if a Zero Divide exception occurs.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
_	0	*	*

Unchanged CY

OV Cleared

S Z Set if the result is negative, otherwise cleared

Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0,
[disp[Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	. 0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X 86-046

X Illegal Addressing Mode

Exceptions

Zero Divide

divx

src.w.r, dst.d.rw

Instruction

Divide Extended

Opcode


A6

Operation

dst ← dst + src

Description

The doubleword contents of the destination operand is divided by the word contents of the source operand according to the rules of signed division. The resulting 32-bit quotient is stored in the lower word of the destination and the 32-bit remainder is stored in the upper word of the destination.



Overflow occurs when the negative maximum integer is divided by -1. The destination operand does not change when an overflow or a Zero Divide exception occurs.

If the immediate quick addressing mode is specified for the source operand, the data is zero extended to the source operand length before performing the operation.

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	Х
X Illegal Addressing Mode	0	X 86-046

X Illegal Addressing Mode

Exceptions

Zero Divide

7-39

Condition Codes

CY	OV	S	Z
_	*	*	*

CY Unchanged

Set if integer overflow occurs, otherwise cleared O۷

Set if the result is negative, otherwise cleared

Set if the result is zero, otherwise cleared

Instruction Format

Format I. II

divux

src.w.r, dst.d.rw

Instruction

Divide Extended Unsigned

Opcode B6

Operation

dst ← dst + src (unsigned)

Description

The doubleword contents of the destination operand is divided by the word contents of the source operand according to the rules of unsigned division. The resulting 32-bit quotient is stored in the lower word of the destination and the 32-bit remainder is stored in the upper word of the destination.

The destination operand does not change when an overflow or a Zero Divide exception occurs.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
_	*	*	*

CY Unchanged

OV Set if integer overflow occurs, otherwise cleared

Set if the result is negative, otherwise cleared

Z Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

Zero Divide

Syntax		Instruction	Opcode
extbfs	bsrc.w.r, blen.b.r, dst.w.w	Extract Sign Extended Bit Field	5D•08
extbfz	bsrc.w.r, blen.b.r, dst.w.w	Extract Zero Extended Bit Field	5D•09
extbfl	bsrc.w.r. blen.b.r. dst.w.w	Extract Left Justified Bit Field	5D•0A

dst ← bitfield

Description

The designated bit field is extracted using the specified mode and stored in the destination operand.

If the bit field length is zero, zero will be stored in the destination operand.

The sum of the bit offset and the bit field length must not exceed thirty-two, otherwise an Illegal Data Field exception will occur.

Condition Codes

CY	OV	S	Z
- T	_	_	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VIIb

Addressing Modes

Bit Address	bsrc	blen	dst	Byte Address
Rn	Х	0	0	Rn
@[Rn]	0	-	0	[Rn]
@[Rn+]	0	-	0	[Rn+]
@[-Rn]	0	-	0	[-R n]
offset@[Rn]	0	-	0	disp[Rn]
offset@[PC]	0	-	0	disp[PC]
@[disp[Rn]]	0	-	0	[disp[Rn]]
@[disp[PC]]	0	-	0	[disp[PC]]
offset@[disp[Rn]]	0	-	0	disp1[disp2[Rn]]
offset@[disp[PC]]	0	-	0	disp1[disp2[PC]]
@/addr	0	-	0	/addr
@[/addr]	0	-	0	[/addr]
Rx@[Rn]	0	_	0	[Rn](Rx)
Rx@[Rn]	0	-	0	disp [Rn](Rx)
Rx@[PC]	0	-	0	disp [PC](Rx)
Rx@[disp[Rn]]	0	-	0	[disp[Rn]](Rx)
Rx@[disp[PC]]	0	-	0	[disp[PC]](Rx)
Rx@/addr	0	-	0	/addr (Rx)
Rx@[/addr]	0	-	0	[/addr](Rx)
Immediate.Quick	X	-	X	Immediate.Quick
Immediate	X	0	X	Immediate 86-053

X Illegal Addressing Mode
- Unavailable Addressing Mode

Exceptions

Syntax getate

va.ptr.r, dst.d.w

Instruction Get Area Table Entry Opcode 05

Operation

dst ← ATE(va)

Description

The contents of specified ATE are transferred to the doubleword destination operand. The virtual address and the section designator register (R28) are used to identify the ATE to be referenced.

If the contents of R28 are 0FFFFFFFH, the virtual address operand is translated using the current virtual address space. Following the execution of the instruction, the Z flag is updated to reflect the result of the translation operation. The Z flag is cleared if the translation is successful and set if the referenced ATBR/ATLR is invalid.

Otherwise, R28 is assumed to contain a pointer to an area table and a lookup of the specifed ATE is performed. No validity checks are performed on the contents of the ATE.

If the immediate quick addressing mode is specified, the immediate data is zero extended to 32-bit length and used as the virtual address.

This instruction can be executed in either the real or virtual address mode.

Condition Codes

CY	OV	S	Z
_	_	-	*

CY Unchanged Unchanged OV Unchanged

Set if the address translation is invalid, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	va	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0 0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	×
X Illegal Addressing Mode		86-078

X Illegal Addressing Mode

Exceptions

getpsw

dst.w.w

Instruction

Get Program Status Word

Opcode

F6/7


Operation

dst ← PSW

Description

The contents of the Program Status Word (PSW) are copied to the destination operand.

Condition Codes



CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format III

Addressing Modes

Addressing Mode .	dst
Rn	0
[Rn]	0
[Rn+]	0
[-Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr (Rx)	0
[/addr](Rx)	0
Immediate.Quick	Х
Immediate	Х

X Illegal Addressing Mode

Exceptions

None

getpte

va.ptr.r, dst.w.w

Instruction

Get Page Table Entry

Opcode

04

Operation

dst ← PTE(va)

Description

The contents of specified PTE are transferred to the word destination operand. The virtual address and the section designator register (R28) are used to identify the PTE to be referenced.

If the contents of R28 are OFFFFFFFH, the virtual address operand is translated using the current virtual address space. Following the execution of the instruction, the CY and Z flags are updated to reflect the result of the translation operation. The CY flag will be set if the area is not present (i.e, swapped out to a disk) while the Z flag is set if the referenced address translation fails. If either the Z or CY flags are set, the destination remains unchanged.

Otherwise, R28 is assumed to contain a pointer to an area table and a lookup of the specifed PTE is performed. No validity checks are performed on the contents of the PTE.

If the immediate quick addressing mode is specified, the immediate data is zero extended to 32-bit length and used as the virtual address.

This instruction can be executed in either the real or virtual address mode.

Condition Codes

CY	OV	S	Z
*	-	-	*

Set if the area is not present, otherwise cleared CY

OV Unchanged

Unchanged

Set if the address translation is invalid, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	va	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X
X Illegal Addressing Mode		86-078

X Illegal Addressing Mode

Exceptions

getra

va.ptr.r, dst.w.w

Instruction
Get Real Address

Opcode

03

Operation

dst ← real_address(va)

Description

The physical address of the source virtual address is computed and transferred to the destination operand. The virtual address and the section designator register (R28) are used to identify the area table used to perform the address translation.

If the contents of R28 are OFFFFFFFH, the virtual address operand is translated using the current virtual address space. Following the execution of the instruction, the CY and Z flags are updated to reflect the result of the translation operation. The CY flag will be set if the area or page is not present (i.e, swapped out to a disk) while the Z flag is set if the address translation fails i.e, an invalid area table or the page is I/O mapped). If either the Z or CY flags are set, the destination operand remains unchanged.

Otherwise, R28 is assumed to contain a pointer to an area table and the PTE is located in the specified page table. No validity checks are performed on the contents of the PTE and no data reference is made.

If the immediate quick addressing mode is specified, the immediate data is zero extended to 32-bit length and used as the virtual address.

This instruction can be executed in either the real or the virtual address mode.

Instruction Format

Format I, II

Condition Codes

CY	OV	S	Z
*	_	_	*

CY Set if the area is not present, otherwise cleared

OV Unchanged

S Unchanged Z Set if the add

Z Set if the address translation is invalid, otherwise cleared

Addressing Modes

Addressing Mode	va	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[- Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0 0
disp1 [disp2 [Rn/PC]]	0	
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X 30.077

X Illegal Addressing Mode

86-078

Exceptions

halt

Instruction

Halt and Wait for Interrupt

Opcode 00

Operation

halt

Description

The processor halts and waits for an interrupt. Following the execution of the interrupt handler, program execution will continue with the instruction following the HALT instruction.

Condition Codes

 CY	OV	S	Z
_	_	1	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format V

Exceptions

Syntax		Instruction	Opcode
in.b	port.b.r, dst.b.w	Input Byte	21
in.h	port.h.r, dst.h.w	Input Halfword	23
in.w	port.w.r, dst.w.w	Input Word	25

 $\mathsf{dst} \leftarrow \mathsf{port}$

Description

The contents of the specified input port are copied to the destination operand.

Condition Codes

CY	OV	S	Z
_	-	-	_

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	port	dst
· Rn	X	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp[Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	X	X
Immediate	X	X

X Illegal Addressing Mode

86-081

Exceptions

Syntax		Instruction	Opcode
inc.b	dst.b.rw	Increment Byte	D8/9
inc.h	dst.h.rw	Increment Halfword	DA/B
inc.w	dst.w.rw	Increment Word	DC/D

 $dst \leftarrow dst + 1$

Description

The contents of the destination operand are incremented.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

The INC instruction is a shorter encoding for the more general instruction

> add #1, dst

Condition Codes

	CY	OV	S	Z
ſ	*	*	*	*

Set if a carry is generated, otherwise cleared CY OV Set if integer overflow occurs, otherwise cleared

SZ Set if the result is negative, otherwise cleared

Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	dst
Rn	0
[Rn]	0
[Rn+]	0
[<i>-</i> Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr (Rx)	0
[/addr](Rx)	0
Immediate.Quick	X
Immediate Y Illegal Addressing Mode	X 86-056

X Illegal Addressing Mode

Instruction Exceptions

None

Instruction Format

Format III

Syntax insbfr

insbfl

src.w.r, bdst.w.rw, blen.b.r src.w.r, bdst.w.rw, blen.b.r

Instruction

Insert Right Justified Bit Field Insert Left Justified Bit Field

Opcode

5D•18 5D•19

Operation

bitfield ← src

Description

The source operand is converted to a bit field of specified length and stored in the destination operand.

No transfer will occur if the bit field length is zero.

The sum of the bit offset and the bit field length must not exceed thirty-two, otherwise an Illegal Data Field exception will occur.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the word length before performing the insertion operation.

Condition Codes

CY	OV	S	Z
_	_	_	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VIIc

Addressing Modes

Bit Address	bsrc	blen	src	Byte Address
Rn	Х	0	0	Rn
@[Rn]	0	-	0	[Rn]
@[Rn+]	0	-	0	[Rn+]
@[-Rn]	0	-	0	[-Rn]
offset@[Rn]	0	-	0	disp[Rn]
offset@[PC]	0	-	0	disp[PC]
@[disp[Rn]]	0	-	0	[disp[Rn]]
@[disp[PC]]	0	-	0	[disp[PC]]
offset@[disp[Rn]]	0	-	0	disp1[disp2[Rn]]
offset@[disp[PC]]	0		0	disp1[disp2[PC]]
@/addr	0	-	0	/addr
@[/addr]	0	-	0	[/addr]
Rx@[Rn]	0	-	0	[Rn](Rx)
Rx@[Rn]	0	-	0	disp[Rn](Rx)
Rx@[PC]	0	-	0	disp [PC](Rx)
Rx@[disp[Rn]]	0	-	0	[disp[Rn]](Rx)
Rx@[disp[PC]]	0	-	0	[disp[PC]](Rx)
Rx@/addr	0	-	0	/addr (Rx)
Rx@[/addr]	0		0	[/addr](Rx)
Immediate.Quick	X	-	0	Immediate.Quick
Immediate	X	0	0	Immediate

X Illegal Addressing Mode
- Unavailable Addressing Mode

Exceptions

jmp

target.b.ex

Instruction

Jump

Opcode

D6/7

Operation

PC ← target

Description

The effective address of the destination is computed and program control is transferred unconditionally to the destination.

The destination operand is treated as byte data for the purpose of computing pointer changes for the autoincrement, autodecrement, or scaled indexed addressing modes.

Condition Codes

CY	OV	S	Z
_	_	_	_

CY Unchanged

O۷ Unchanged

Unchanged S Unchanged

Instruction Format

Format III

Addressing Modes

Addressing Mode	target
Rn	Х
[Rn]	0
[Rn+]	0
[- Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr (Rx)	0
[/addr](Rx)	0
Immediate.Quick	X
Immediate	X
X Illegal Addressing Mode	86-07

X Illegal Addressing Mode

Exceptions

None

7-50

isr

target.b.ex

Instruction

Jump to Subroutine

Opcode

E8/9

Operation

Description

The effective address of the destination is computed and the address of the next instruction is pushed onto the stack. Program control is then transferred to the destination.

The destination operand is treated as byte data for the purpose of computing pointer changes for the autoincrement, autodecrement, or scaled indexed addressing modes.

If the destination operand is addressed using R31 (SP) in conjunction with an autoincrement/autodecrement addressing mode, the result is unpredicable.

Condition Codes

(CY	OV	S	Z
	_	_	-	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format III

Addressing Modes

Addressing Mode	target
Rn	Х
[Rn]	0
[Rn+]	0
[-Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr(Rx)	0
[/addr](Rx)	0
Immediate.Quick	X
Immediate Y Illegal Addressing Mode	X 86-071

X Illegal Addressing Mode

Exceptions

None

ldpr

src.w.r, regID.w.w

Instruction

Load Privileged Register

Opcode

12

Operation

PrivilegedRegister(regID) ← src

Description

The source operand is loaded into the specified privileged register.


ID	Register	Name
0	ISP	Interrupt Stack Pointer
1	LOSP	Level 0 Stack Pointer
2	L1SP	Level 1 Stack Pointer
3	L2SP	Level 2 Stack Pointer
4	L3SP	Level 3 Stack Pointer
5	SBR	System Base Register
7	SYCW	System Control Word
8	TKCW	Task Control Word
15	PSW2	Emulation Mode Program Status Word
16	ATBR0	Area Table Base Register 0
17	ATLR0	Area Table Length Register 0
18	ATBR1	Area Table Base Register 1
19	ATLR1	Area Table Length Register 1
20	ATBR2	Area Table Base Register 2
21	ATLR2	Area Table Length Register 2
22	ATBR3	Area Table Base Register 3
23	ATLR3	Area Table Length Register 3
24	TRMOD	Trap Mode Register
25	ADTR0	Address Trap Register 0
26	ADTR1	Address Trap Register 1
27	ADTRM0	Address Trap Mask Register 0
28	ADTRM1	Address Trap Mask Register 1

A number of restrictions and precautions relating to the execution of the LDPR instruction are listed below:

- Loading to area table base and length registers clears TLB entries with corresponding section numbers.
- The TLB is cleared if the virtual mode is changed to physical mode in the STCW register.

Instruction execution results are unpredicatable if an invalid register ID is specified.

Condition Codes



CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	regID
Rn	0	0
[Rn]	0	0, 1
[Rn+]	0	0,
[– Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	0
Immediate	0	0

86-086

Exceptions

Privileged Instruction Illegal Data Field

Idtask

list.w.r, TCBptr.w.r

Instruction

Load Task Context

Opcode

01

Operation

TaskContext ← [TCB]

Description

The context designated by the TCB pointer is installed as the current task context. The task context consists of:

General purpose registers (R30-R0)

The general purpose registers of the new task context is controlled by the list operand. The register list is scanned sequentially from the LSB to the MSB. The bits set in the list operand identify which general purpose registers are restored. Bit 31 of the register list is Reserved for Future Use and must be zero.

	_	_	_	-	_	_	-	_	_	_	_	_	_	_	_	·	-	-	_	_	_	T	_	1	_	1	_	_			_
R F U	R	'n	Ŕ	R	'n	'n	'n	R	Ŕ	R	R	R	'n	R	Ŕ	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
F	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
'n	ō	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										
ľ	Ī	-	-																							_	_				

86-130

· Area table register pairs

The area table base and length registers (ATBR0/ATLR0 to ATBR3/ATLR3) are restored as specified by the STCW register if virtual mode is enabled and any TLB entries associated with the updated sections are marked as invalid. In real mode, area table registers are not stored in the task context.

Stack pointers (L0SP-L3SP)

The stack pointers enabled for switching in the STCW are restored. If the current context is using the interrupt stack, LOSP will become the new stack pointer.

Task Control Word (TKCW)

The TKCW is updated with the Task Control Word for the new context.

Condition Codes

CY	OV	S	Z
_	_	_	-

CY Unchanged

OV Unchanged

S Unchanged

Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	list	TCBptr
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	0
Immediate	0	0
<u> </u>		8 6-083

Exceptions

Syntax		Instruction	Opcode
mov.b	src.b.r, dst.b.w	Move Byte	09
mov.h	src.h.r, dst.h.w	Move Halfword	1B
mov.w	src.w.r, dst.w.w	Move Word	2D
mov.d	src.d.r, dst.d.w	Move Doubleword	3F

 $dst \leftarrow src$

Description

The data designated by the source operand is copied to the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before being transferred to the destination.

On the $\mu PD70616$ microprocessor, a Reserved Addressing Mode exception will occur if the immediate or immediate quick addressing mode is specified for a doubleword source operand.

Condition Codes

CY	OV	S	Z
-	-	-	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format I, II

Addressing Modes

		dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0 1
Immediate.Quick	Δ	X
Immediate	Δ	X 8 6-045

X Illegal Addressing Mode Δ Reserved Addressing Mode

Exceptions

None

7-54

Syntax movbsu

movbsd

bsrc.b.r, blen.b.r, bdst.b.w

bsrc.b.r, blen.b.r, bdst.b.w

Instruction

Move Bit String (Upward)
Move Bit String (Downward)

Opcode

5B•08 5B•09

Operation

bdst ← bsrc

Description

The source bit string is copied to the destination bit string. Specifying the direction of the operation allows the correct result to be computed when the two bit strings overlap.

To minimize the interrupt latency time, the MOVBS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

During the execution of the MOVBS instruction, registers R28 and R27 contain pointers to the bytes within the source and destination bit strings to be processed next. Following the execution of the instruction, R28 contains the address of the byte containing the final bit of the source bit string while R27 contains the address of the byte containing the final bit of the destination bit string.

Condition Codes

CY	OV	S	Z
	_	_	
L	<u> </u>	<u> </u>	

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VIIb

Addressing Modes

Addressing Mode	bsrc	blen	bdst
Rn	Х	0	Х
@[Rn]	0	-	0
@[Rn+]	0	-	0
@[Rn]	0	_	0
offset@[Rn/PC]	0	_	0
@[disp [Rn/PC]]	0	_	0
offset@[disp [Rn/PC]]	0	-	0
@/addr	0	_	0
@[/addr]	0	-	0
Rx@[Rn]	0	_	0
Rx@[Rn/PC]	0	-	0
Rx@[disp [Rn/PC]]	0	_	0
Rx@/addr	0	_	0
Rx@[/addr]	0	_	0
Immediate.Quick	X	_	X
Immediate	×	0	х
Immediate.Quick	х	- - 0	х

X Illegal Addressing Mode

- Unavailable Addressing Mode

Exceptions

None

Syntax	Instruction	Opcode
movcu.b src.b.r, slen.b.r, dst.b.w, dlen.b.r src.b.r, slen.b.r, dst.b.w, dlen.b.r src.h.r, slen.b.r, dst.h.w, dlen.b.r src.h.r, slen.b.r, dst.h.w, dlen.b.r src.h.r, slen.b.r, dst.h.w, dlen.b.r	Move Byte Character Upward Move Byte Character Downward Move Halfword Character Upward Move Halfword Character Downward	58•08 58•09 5A•08 5A•09

dst ← src

Description

The source character string is copied to the destination character string. The source and destination length parameters indicate the number of characters to be transferred rather than the number of bytes to be transferred.

Character string transfers are initiated from the head of the strings in the address increment mode and from the tail end of the strings in the address decrement mode. The number of characters copied is the minimum of the source and the destination string lengths.

This instruction is interruptable and resumable with registers R28 and R27 used to maintain the source and destination addresses respectively. Following the execution of the MOVC instruction, these registers contain the address of the next logical character to be transferred.

Condition Codes

CY	OV	S	Z
-	-	-	1

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VIIa

Addressing Modes

Addressing Mode	src	slen	dst	dlen
Rn	Х	0	Х	0
[Rn]	0	-	0	_
[Rn+]	0	-	0	_
[-Rn]	0	_	0	_
disp [Rn/PC]	0	-	0	_
[disp [Rn/PC]]	0	-	0	-
disp1 [disp2 [Rn/PC]]	0	_	0	-
/addr	0	-	0	-
[/addr]	0	-	0	-
[Rn](Rx)	0	-	0	-
disp [Rn/PC](Rx)	0	-	0	-
[disp [Rn/PC]](Rx)	0	-	0	-
/addr (Rx)	0	-	0	_
[/addr](Rx)	0	-	0	- 1
Immediate.Quick	X	-	X	-
Immediate	X	0	X	0

X Illegal Addressing Mode

- Unavailable Addressing Mode

Exceptions

Syntax		Instruction	Opcode
movcfu.b	src.b.r, slen.b.r, dst.b.w, dlen.b.r	Move Byte Character with Filler Upward	58•0A
movcfd.b	src.b.r, slen.b.r, dst.b.w, dlen.b.r	Move Byte Character with Filler Downward	58•0B
movcfu.h	src.h.r, slen.b.r, dst.h.w, dlen.b.r	Move Halfword Character with Filler Upward	5A•0A
movcfd.h	src.h.r, slen.b.r, dst.h.w, dlen.b.r	Move Halfword Character with Filler Downward	5A•0B

dst ← src

Description

The source character string is copied to the destination character string. The shorter of the source and destination lengths determines the number of characters to be transferred with any additional positions in the destination string filled using the fill character in R26.

Character string transfers are initiated from the head of the strings in the address increment mode and from the tail end of the strings in the address decrement mode.

This instruction is interruptable and resumable with registers R28 and R27 used to maintain the source and destination addresses respectively. Following the execution of the MOVCF instruction, these registers contain the address of the next logical character to be transferred.

Condition Codes

CY	OV	S	Z
_	-	-	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VIIa

Addressing Modes

Addressing Mode	src	slen	dst	dien
Rn	Х	0	Х	0
[Rn]	0	_	0	-
[Rn+]	0	_	0	_
[– Rn]	0	_	0	_
disp [Rn/PC]	0	_	0	-
[disp [Rn/PC]]	0	_	0	
disp1 [disp2 [Rn/PC]]	0	_	0	-
/addr	0	_	0	_
[/addr]	0	-	0	-
[Rn](Rx)	0	-	0	–
disp [Rn/PC](Rx)	0	-	0	-
[disp [Rn/PC]](Rx)	0	-	0	-
/addr(Rx)	0	-	0	-
[/addr](Rx)	0	-	0	-
Immediate.Quick	Х	_	Х	-
Immediate	Х	0	Х	0

X Illegal Addressing Mode

- Unavailable Addressing Mode

Exceptions

movcs.b

src.b.r, slen.b.r, dst.b.w, dlen.b.r src.h.r, slen.b.r, dst.h.w, dlen.b.r

Instruction

Move Byte Character with Stopper Move Halfword Character with Stopper Opcode

58•0C 5A•0C

Operation

dst ← src

Description

The source character string is copied to the destination string until the end of the source or destination string is reached or the stop character specified by R26 is detected in the source string. The source and destination length parameters indicate the number of characters to be transferred rather than the number of bytes to be transferred.

This instruction is interruptable and resumable with registers R28 and R27 used to maintain the source and destination addresses respectively. Following the execution of the MOVCS instruction, these registers contain the address of the next logical character to be transferred.

Condition Codes

CY	OV	S	Z
*	-	_	_

CY Cleared if the stop character is found, otherwise set

OV Unchanged S Unchanged

Z Unchanged

Instruction Format

Format VIIa

Addressing Modes

Addressing Mode	src	slen	dst	dlen
Rn	Х	0	Х	0
[Rn]	0	_	0	-
[Rn+]	0	-	0	-
[-Rn]	0		0	-
disp [Rn/PC]	0	-	0	_
[disp [Rn/PC]]	0	-	0	_
disp1 [disp2 [Rn/PC]]	0	-	0	-
/addr	0	_	0	_
[/addr]	0	-	0	_
[Rn](Rx)	0	-	0	-
disp [Rn/PC](Rx)	0	-	0	-
[disp [Rn/PC]](Rx)	0	_	0	_
/addr (Rx)	0	-	0	_
[/addr](Rx)	0	-	0	-
Immediate.Quick	Х	-	X	- '
Immediate	X	0	Х	0

X Illegal Addressing Mode
- Unavailable Addressing Mode

Exceptions

Syntax		Instruction	Opcode
movea.b	src.b.n, dst.w.w	Move Byte Effective Address	40
movea.h	src.h.n, dst.w.w	Move Halfword Effective Address	42
movea.w	src.w.n, dst.w.w	Move Word Effective Address	44

dst ← effective_address(src)

Description

The effective address of the source operand is transferred to the destination operand. The source operand is not referenced and remains unchanged.

Separate instructions are provided for byte, halfword and word operands to permit correct computation of effective addresses using the autoincrement, autodecrement and scaled index addressing modes.

Condition Codes

CY	OV	S	Z
_	-	-	_

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	X	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	X	×
Immediate	×	X

X Illegal Addressing Mode

Exceptions

None

movf.s movf.l src.s.r, dst.s.w src.l.r, dst.l.w Instruction

Move Short Real Move Long Real Opcode

5C•08 5E•08

Operation

dst ← src

Description

The source operand is copied to the destination operand and the flags updated to reflect the state of the destination.

Condition Codes

CY	OV	S	Z
*	0	*	*

CY Set if the destination is negative and non-zero, otherwise cleared

OV Cleared

S Set if the destination mantissa sign bit is set, otherwise cleared

Z Set if the destination is zero, otherwise cleared

FIV	FZD	FOV	FUD	FPR
*	_	-	*	_

FIV Set if the destination is a NaN or infinite,

otherwise unchanged

FZD Unchanged FOV Unchanged

FUD Set if the destination is denormal, otherwise

unchanged

FPR Unchanged

Instruction Format

Format II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0 1
Immediate.Quick	Δ	X
Immediate	Δ	X 20.046

X Illegal Addressing Mode Δ Reserved Addressing Mode

Exceptions

Reserved Floating Point Operand Floating Point Underflow

Syntax		•	Instruction	Opcode
movs.bh	src.b.r, dst.h.w		Move Sign Extended Byte to Halfword	0A
movs.bw	src.b.r, dst.w.w	*	Move Sign Extended Byte to Word	0C
movs.hw	src.h.r, dst.w.w		Move Sign Extended Halfword to Word	1C

dst ← sign_extend(src)

Description

The contents of the source operand are sign extended to the destination length and copied to the destination operand.

The source and destination operand lengths differ in this instruction. When specified, the autoincrement, autodecrement and scaled index addressing modes are independently calculated for each operand.

When the immediate quick addressing mode is specified for the source operand, the immediata data is zero extended to the source operand length before being sign extended to the destination operand length.

Condition Codes

CY	OV	S	Z
-	-	_	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

Syntax		Instruction	Opcode
movt.hb	src.h.r, dst.b.w	Move Truncated Halfword to Byte	19
movt.wb	src.w.r, dst.b.w	Move Truncated Word to Byte	29
movt.wh	src.w.r, dst.h.w	Move Truncated Word to Halfword	2B

dst ← truncate(src)

Description

The contents of the source operand are truncated to the destination operand length and copied to the destination operand. If any of the truncated bits do not match the sign of the result, an integer overflow has occurred and the OV flag is set. In the event of an overflow, the destination operand is replaced with the low order bits of the true result.

The source and destination operand lengths differ in this instruction. When specified, the autoincrement, autodecrement and indexed addressing modes are independently calculated for each operand.

Condition Codes

CY	OV	S	Z
-	*	_	_

CY Unchanged

OV Set if integer overflow occurs, otherwise cleared

S Unchanged Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	Х
Immediate	0	X

X Illegal Addressing Mode

Exceptions

Syntax		Instruction	Opcode
movz.bh	src.b.r, dst.h.w	Move Zero Extended Byte to Halfword	0B
movz.bw	src.b.r, dst.w.w	Move Zero Extended Byte to Word	0D
movz.hw	src.h.r, dst.w.w	Move Zero Extended Halfword to Word	1D

dst ← zero_extend(src)

Description

The contents of the source operand are zero extended and copied to the destination operand.

The source and destination operand lengths differ in this instruction. When specified, the autoincrement, autodecrement and scaled index addressing modes are independently calculated for each operand.

When the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the destination operand length.

Condition Codes

CY	OV	S	Z
_	-	-	-

CY Unchanged O۷ Unchanged S Z Unchanged Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	Х
Immediate	0	×
	1	i

X Illegal Addressing Mode

Exceptions

Syntax		Instruction	Opcode
mul.b	src.b.r, dst.b.rw	Multiply Byte	81
mul.h	src.h.r, dst.h.rw	Multiply Halfword	83
mul.w	src.w.r, dst.w.rw	Multiply Word	85

dst ← dst * src

Description

The product of the source and destination operands is stored in the destination operand. An overflow occurs when the double length intermediate product does fit within the precision of the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
-	*	*	*

CY Unchanged

OV Set if integer overflow occurs, otherwise cleared

S Set if the result is negative, otherwise cleared

Z Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Instruction Format

Format I, II

Exceptions

mulf.s mulf.I

src.s.r, dst.s.rw src.l.r, dst.l.rw

Instruction

Multiply Short Real Multiply Long Real

Opcode

5C-1A 5E-1A

Operation

dst ← src * dst

Description

The product of the source operand and destination operand is stored in the destination operand. Both the integer and floating point condition codes are updated to reflect the result of the operation.

If either of the operands is zero and the other operand is either zero or normal, the result is zero with the sign determined by the exclusive OR of the source and destination signs.

Condition Codes

	CY	OV	S	Z
ſ	*	0	*	*

- Set if the result is negative and non-zero, CY otherwise cleared
- OV Cleared
- Set if the mantissa sign bit of the result is set, S otherwise cleared
- 7 Set if the result is zero, otherwise cleared

FIV	FZD	FOV	FUD	FPR
*	_	*	*	*

Set if an invalid operation is attempted, FIV otherwise unchanged

Unchanged FZD

Set if the result is infinite, otherwise unchanged FOV

Set if the result is denormal, otherwise **FUD**

unchanged

Set if a precision error occurs, otherwise **FPR**

unchanged

Instruction Format

Format II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	Δ	X
Immediate	Δ	×

X Illegal Addressing Mode Δ Reserved Addressing Mode

Exceptions

Reserved Floating Point Operand Floating Point Overflow Floating Point Underflow Floating Point Precision

Syntax		Instruction	Opcode
mulu.b	src.b.r, dst.b.rw	Multiply Unsigned Byte	91
mulu.h	src.h.r, dst.h.rw	Multiply Unsigned Halfword	93
mulu.w	src.w.r, dst.w.rw	Multiply Unsigned Word	95

dst ← dst * src (unsigned)

Description

The product of the unsigned source and destination operands is stored in the destination operand. An overflow occurs when the product cannot fit within the precision of the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
-	*	*	*

CY Unchanged

Set if integer overflow occurs, otherwise cleared O۷

Set if the MSB of the result is set, otherwise S

Z Set if the result is zero, otherwise cleared

Addressing Modes

· Rn [Rn] [Rn+]	0	0 0
[Rn_1]	_	
וַ יווידן וַ	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0 0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0 1
Immediate.Quick	0	X
Immediate	0	Х

X Illegal Addressing Mode

Exceptions

None

Instruction Format

mulx

src.w.r, dst.d.rw

Instruction

Multiply Extended Word

Opcode

86

Operation

dst ← dst * src

Description

The word designated by the destination operand is multiplied by the word contents of the source operand. The resulting doubleword product is stored in destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
-	. 0	*	*

CY Unchanged

OV Cleared

S Set if the result is negative, otherwise cleared

Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp[Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

None

Instruction Format

mulux

src.w.r, dst.d.rw

Instruction

Multiply Extended Unsigned Word

Opcode

96

Operation

dst ← dst * src (unsigned)

Description

The unsigned word contents of the destination operand is multiply by the unsigned word contents of the source operand. The resulting doubleword product is stored in the destination.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
_	0	*	*

CY Unchanged

OV Cleared

S Set if the MSB of the result is set, otherwise

cleared

Z Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

None

Instruction Format

Syntax		Instruction	Opcode
neg.b	src.b.r, dst.b.w	Negate Byte	39
neg.h	src.h.r, dst.h.w	Negate Halfword	3 B
neg.w	src.w.r, dst.w.w	Negate Word	3 D

 $dst \leftarrow 0 - src$

Description

The two's complement of the source operand is stored in the destination operand.

Integer overflow will occur if the source operand is the largest negative integer which has no counterpart in the two's complement number system. On overflow, the source operand is copied to the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
*	*	*	*

CY Set if the result is non-zero, otherwise cleared

Set if integer overflow occurs, otherwise cleared OV

SZ Set if the result is negative, otherwise cleared

Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp[Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

None

Instruction Format

negf.s negf.l src.s.r, dst.s.w src.l.r, dst.l.w Instruction

Negate Short Real Negate Long Real Opcode

5C•09 5E•09

Operation

dst ← - src

Description

The negation of the source operand is stored in the destination operand. Both the integer and floating point condition codes are updated to reflect the result of the operation.

Condition Codes

CY	OV	S	Z
*	0	*	*

- CY Set if the result is negative and non-zero, otherwise cleared
- OV Cleared
- S Set if the mantissa sign bit of the result is set, otherwise cleared
- Z Set if the result is zero, otherwise cleared

FIV	FZD	FOV	FUD	FPR
*	-		*	_

FIV Set if an invalid operation is attempted,

otherwise unchanged

FZD Unchanged

FOV Unchanged

FUD Set if the result is denormal, otherwise

unchanged

FPR Unchanged

Instruction Format

Format II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	O . O
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	Δ	Х
Immediate	Δ	×

X Illegal Addressing Mode Δ Reserved Addressing Mode

3

Exceptions

Reserved Floating Point Operand Floating Point Underflow

nop

Instruction

No Operation

Opcode CD

Operation

Description

No action is taken. The NOP instruction can be used to secure a place in the code stream or to create a program delay.

Condition Codes

CY	OV	S	Z
_	-	_	_

CY Unchanged OV Unchanged

S Unchanged Z Unchanged

Instruction Format

Format V

Exceptions

Syntax		Instruction	Opcode
not.b	src.b.r, dst.b.w	One's Complement Byte	38
not.h	src.h.r, dst.h.w	One's Complement Halfword	3A
not.w	src.w.r, dst.w.w	One's Complement Word	3C

dst ← ~src

Description

The one's complement of the source operand is stored in the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
_	0	*	*

CY Unchanged

OV Cleared

S Set if the MSB of the result is set, otherwise cleared

Z Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[- Rn]	0 0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0 0 0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	Х
Immediate	0	X 86-046

X Illegal Addressing Mode

Exceptions

not1

offset.w.r, base.w.rw

Instruction

Bit Test and Complement

Opcode

B7

Operation

CY ← bit(base, offset) Z ← ~bit(base, offset) bit(base, offset) ← ~bit(base, offset)

Description

The bit located at the sum of the byte base address and bit offset is tested and then complemented. The CY and Z flags reflect the state of the bit prior to the execution of the instruction.

The location of the designated bit is decided by the base operand. If the register addressing mode is used for the base operand, the designated bit is located within a general purpose register at the specified bit offset. For any other addressing mode, the designated bit is at the specified bit offset from the base address. An Illegal Data Field exception occurs if the bit offset is outside the range 0 to 31.

If the autoincrement or autodecrement addressing mode is specified for the base operand, the base operand is treated as word data and is incremented or decremented by four. When the immediate quick addressing mode is specified, the immediate data is zero extended to word length and used as the bit offset.

Addressing Modes

Addressing Mode	offset	base
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	. 0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	Х
Immediate	0	X

X Illegal Addressing Mode

86-095

Exceptions

Illegal Data Field

Condition Codes

CY	OV	S	Z
*	_	_	*

Set if the designated bit is 1, otherwise cleared CY

OV Unchanged

Unchanged

SZ Set if the designated bit is 0, otherwise cleared

Instruction Format

notbsu notbsd bsrc.b.r, blen.b.r, bdst.b.w bsrc.b.r, blen.b.r, bdst.b.w Instruction

Negate Bit String (Upward) Negate Bit String (Downward) Opcode

5B•0A 5B•0B

Operation

bdst ← ~bsrc

Description

The complement of the source bit string is stored in the destination bit string. Specifying the direction of the operation allows the correct result to be computed when bit strings overlap.

To minimize the interrupt latency time, the ANDBS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

During the execution of the NOTBS instruction, registers R28 and R27 contain pointers to the bytes within the source and destination bit strings to be processed next. Following the execution of the instruction, R28 contains the address of the byte containing the final bit of the source bit string while R27 contains the address of the byte containing the final bit of the destination bit string.

Condition Codes

CY	OV	S	Z
_	-	_	_

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VIIb

Addressing Modes

Addressing Mode	bsrc	blen	bdst
Rn	Х	0	Х
@[Rn]	0	_	0
@[Rn+]	0	_	0
@[-R n]	0	_	0
offset@[Rn/PC]	0	-	0
@[disp [Rn/PC]]	0	-	0
offset@[disp [Rn/PC]]	0	-	0
@/addr	0	-	0
@[/addr]	0	-	0
Rx@[Rn]	0	_	0,0
Rx@[Rn/PC]	0	-	Ó
Rx@[disp [Rn/PC]]	0	_	0
Rx@/addr	0	-	0
Rx@[/addr]	0	_	0
Immediate.Quick	X	-	X
Immediate	X	0	Х

X Illegal Addressing ModeUnavailable Addressing Mode

Exceptions

Syntax		Instruction	Opcode
or.b	src.b.r, dst.b.rw	OR Byte	88
or.h	src.h.r, dst.h.rw	OR Halfword	8A
or.w	src.w.r, dst.w.rw	OR Word	8C

dst ← dst ∨ src

Description

The bit-wise OR of the source and destination operands is stored in the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
-	0	*	*

CY Unchanged

OV Cleared

S Set if the MSB of the result is set, otherwise cleared

Z Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	Х
X Illegal Addressing Mode		86-046

X Illegal Addressing Mode

Exceptions

orbsu orbsd bsrc.b.r, blen.b.r, bdst.b.rw bsrc.b.r, blen.b.r, bdst.b.rw Instruction

OR Bit String (Upward)
OR Bit String (Downward)

Opcode

5B•14 5B•15

Operation

bdst ← bsrc v bdst

Description

The bit-wise OR of the source and destination bit strings is stored in the destination bit string. Specifying the direction of the operation allows the correct result to be computed when bit strings overlap.

To minimize the interrupt latency time, the ORBS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

During the execution of the ORBS instruction, registers R28 and R27 contain pointers to the bytes within the source and destination bit strings to be processed next. Following the execution of the instruction, R28 contains the address of the byte containing the final bit of the source bit string while R27 contains the address of the byte containing the final bit of the destination bit string.

Condition Codes

CY	OV	S	Z
_	_	_	_
L	İ	<u> </u>	<u> </u>

CY Unchanged OV Unchanged

S Unchanged

Z Unchanged

Instruction Format

Format VIIb

Addressing Modes

Addressing Mode	bsrc	blen	bdst
Rn	Х	0	X
@[Rn]	0	_	0
@[Rn+]	0	-	0
@[-R n]	0	-	0
offset@[Rn/PC]	0	_	0
@[disp [Rn/PC]]	0	-	0
offset@[disp [Rn/PC]]	0	_	0
@/addr	0	-	0
@[/addr]	0	-	0
Rx@[Rn]	0	-	0
Rx@[Rn/PC]	0	-	0
Rx@[disp [Rn/PC]]	0	-	0
Rx@/addr	0	-	0
Rx@[/addr]	0	-	0
Immediate.Quick	X	-	X
Immediate	Х	0	Х

X Illegal Addressing Mode

Instruction Exceptions

⁻ Unavailable Addressing Mode

Syntax ornbsu

ornbsd

bsrc.b.r, blen.b.r, bdst.b.rw bsrc.b.r, blen.b.r, bdst.b.rw Instruction

OR Complemented Bit String (Upward)
OR Complemented Bit String (Downward)

Opcode

5B•16 5B•17

Operation

bdst ← ~bsrc ∨ bdst

Description

The bit-wise OR of the complemented source bit string and the destination bit string is stored in the destination bit string. Specifying the direction of the operation allows the correct result to be computed when bit strings overlap.

To minimize the interrupt latency time, the ORNBS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

During the execution of the ORNBS instruction, registers R28 and R27 contain pointers to the bytes within the source and destination bit strings to be processed next. Following the execution of the instruction, R28 contains the address of the byte containing the final bit of the source bit string while R27 contains the address of the byte containing the final bit of the destination bit string.

Addressing Modes

Addressing Mode	bsrc	blen	bdst
Rn	X	0	X
@[Rn]	0	-	0
@[Rn+]	0	-	0
@[<i>-</i> Rn]	0	-	0
offset@[Rn/PC]	0	-	0
@[disp [Rn/PC]]	0	-	0
offset@[disp [Rn/PC]]	0	-	0
@/addr	0	-	0
@[/addr]	0	-	0
Rx@[Rn]	0	-	0
Rx@[Rn/PC]	0	-	0
Rx@[disp [Rn/PC]]	0	-	0
Rx@/addr	0	-	0
Rx@[/addr]	0	-	0
Immediate.Quick	X	-	X
Immediate	X	0	X 86-052

X Illegal Addressing Mode

- Unavailable Addressing Mode

Exceptions

None

Condition Codes

· _	CY	OV	s	Z
Γ	_			_
L				

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VIIb

Syntax		Instruction	Opcode
out.b	src.b.r, port.b.w	Output Byte	21
out.h	src.h.r, port.h.w	Output Halfword	23
out.w	src.w.r, port.w.w	Output Word	25

port ← src

Description

The source operand is copied to output port.

Condition Codes

CY	OV	S	Z
_	-	_	_

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	port
Rn	0	X
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

06 007

Exceptions

Privileged Instruction

pop

dst.w.w

Instruction

Pop Word

Opcode

E6/7

Operation

$$\mathsf{dst} \leftarrow [\,\mathsf{SP+}\,]$$

Description

The word data located on the top of the stack is copied to the destination operand. The stack pointer (R31) is then incremented by four.

The POP instruction is a shorter encoding of the more general instruction

mov.w

[sp+], dst

Condition Codes

CY	OV	S	Z
-			-

CY Unchanged OV Unchanged

Unchanged

S Z Unchanged

Instruction Format

Format III

Addressing Modes

Addressing Mode	dst
Rn	0
[Rn]	0
[Rn+]	0
[- Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr(Rx)	0
[/addr](Rx)	0
Immediate.Quick	X
Immediate	X
X Illegal Addressing Mode	86-056

Exceptions

popm

list.w.r

Instruction

Pop Multiple Registers


Opcode

E4/5

Operation

Description

This instruction permits a programmer to pop from 1 to 32 registers from the stack with a single instruction. A register will be restored if and only if its corresponding bit in the register list is set.



The register list is searched sequentially from the LSB (R0) to the MSB (PSW) with only the designated registers being restored from the stack. If the PSW register is specified, only the lower halfword is modified.

The register list is extended to word length if the immediate quick addressing mode is specified.

Addressing Modes

Addressing Mode	
Rn	0
[Rn]	0
[Rn+]	0
[- Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr (Rx)	0
[/addr](Rx)	0
Immediate.Quick	0
Immediate	0

Condition Codes

	CY	OV	S	Z
-	R	R	R	R

CY Restored if list:31 is set, otherwise unchanged

OV Restored if list:31 is set, otherwise unchanged

S Restored if list:31 is set, otherwise unchanged

Z Restored if list:31 is set, otherwise unchanged

Instruction Format

Format III

Exceptions

Prepare Stack Frame

PREPARE

Syntax

prepare

num.w.r

Instruction

Prepare Stack Frame

Opcode

DE/F

Operation

$$tmp \leftarrow num$$
 $[\neg SP] \leftarrow FP$
 $FP \leftarrow SP$
 $SP \leftarrow SP - tmp$

Description

This instruction is used to dynamically generate a new stack frame upon entry into a procedure. First, the contents of the frame pointer (R30) are saved on the stack and the updated SP is copied into the FP register. Finally, the stack pointer is adjusted by the specified number of bytes to allocate storage for local variables for this instance of the procedure.

Condition Codes

CY	OV	S	Z
_	-	-	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format III

Address Modes

Addressing Mode	num
Rn	0
[Rn]	0
[Rn+]	0
[- Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr(Rx)	0
[/addr](Rx)	0
Immediate.Quick	0
Immediate	O 86-072

Exceptions

None

7-81

push

src.w.r

Instruction

Push Word

Opcode EE/F

Operation

$$[-SP] \leftarrow src$$

Description

The stack pointer (R31) is decremented by four and the contents of the source operand are copied onto the stack.

The PUSH instruction is a shorter encoding of the more general instruction

Condition Codes

C	Υ	OV	S	Z
-	- [_	_	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format III

Addressing Modes

Addressing Mode	
Rn	0
[Rn]	0
[Rn+]	0
[-Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr (Rx)	0
[/addr](Rx)	0 '
Immediate.Quick	0
Immediate	O 86-057

Exceptions

pushm

list.w.r

Instruction

Push Multiple Registers


Opcode EC/D

Operation

[-SP] ← registers

Description

This instruction permits the programmer to push from 1 to 32 registers on to the stack with a single instruction. A register (PSW, Rn) will be saved if the corresponding bit in the register list is set.



The register list is searched sequentially from the MSB (PSW) to the LSB (R0) with only the designated registers being pushed onto the stack. The SP (R31) is not saved and following the execution of the instruction points to the last register pushed on the stack.

The register list is extended to zero word length if the immediate quick addressing mode is specified.

Condition Codes

CY	OV	S	Z
_	-	_	_

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format III

Addressing Modes

Rn O [Rn] O [Rn+] O [Rn+] O [-Rn] O O O O O O O O O	Addressing Mode	
[Rn+] O [-Rn] O disp[Rn/PC] O [disp[Rn/PC]] O disp1[disp2[Rn/PC]] O /addr O [/addr] O [Rn](Rx) O disp[Rn/PC](Rx) O [disp[Rn/PC](Rx) O [/addr(Rx) O [/addr](Rx) O [/addr](Rx) O [/addr](Rx) O [/addr](Rx) O [/addr](Rx) O [/addr](Rx) O	Rn	0
[-Rn] O disp[Rn/PC] O [disp[Rn/PC]] O disp1[disp2[Rn/PC]] O /addr O /addr] O [/addr] O [Rn](Rx) O disp[Rn/PC](Rx) O [disp[Rn/PC](Rx) O /addr(Rx) O /addr(Rx) O [/addr](Rx) O Immediate.Quick O	[Rn]	0
disp [Rn/PC] O [disp [Rn/PC]] O disp1 [disp2 [Rn/PC]] O /addr O [/addr] O [Rn](Rx) O disp [Rn/PC](Rx) O [disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	[Rn+]	0
[disp [Rn/PC]] O disp1 [disp2 [Rn/PC]] O /addr O [/addr] O [Rn](Rx) O disp [Rn/PC](Rx) O [disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O I /addr](Rx) O Immediate.Quick O	[—Rn]	0
disp1 [disp2 [Rn/PC]] O /addr O [/addr] O [/addr] O [Rn](Rx) O disp [Rn/PC](Rx) O [disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	disp [Rn/PC]	0
/addr O [/addr] O [Rn](Rx) O disp[Rn/PC](Rx) O [disp[Rn/PC]](Rx) O /addr(Rx) O [/addr](Rx) O Immediate.Quick O	[disp [Rn/PC]]	0
[/addr] O [Rn](Rx) O disp[Rn/PC](Rx) O [disp[Rn/PC]](Rx) O /addr(Rx) O [/addr](Rx) O Immediate.Quick O	disp1 [disp2 [Rn/PC]]	0
[Rn](Rx) O disp [Rn/PC](Rx) O [disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	/addr	0
disp [Rn/PC] (Rx) O [disp [Rn/PC]] (Rx) O	[/addr]	0
[disp [Rn/PC]](Rx) O /addr (Rx) O [/addr](Rx) O Immediate.Quick O	[Rn](Rx)	0
/addr (Rx) O [/addr](Rx) O Immediate.Quick O	disp [Rn/PC](Rx)	0
[/addr](Rx) O Immediate.Quick O	[disp [Rn/PC]](Rx)	0
Immediate.Quick O	/addr(Rx)	0
i	[/addr](Rx)	0
Immediate O	Immediate.Quick	0
	Immediate	O 86-087

Exceptions

Remainder

REM

Syntax		Instruction	Opcode
rem.b	src.b.r, dst.b.rw	Remainder Byte	50
rem.h	src.h.r, dst.h.rw	Remainder Halfword	52
rem.w	src.w.r, dst.w.rw	Remainder Word	54

Operation

dst ← dst % src

Description

The integer remainder of the destination operand (dividend) divided by the source operand (divisor) is stored in the destination operand. The sign of the remainder is the same as the sign of the dividend.

The destination operand remains unchanged when a Zero Divide exception occurs.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
_	0	*	*

CY Unchanged

OV Cleared

S Set if the result is negative, otherwise cleared

Set if the result is zero, otherwise cleared

ult is pogative otherwise cleared Zero Divide

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions Zoro Divide

Format I, II

Instruction Format

REMU

Unsigned Remainder

REMU

Syntax	•	Instruction	Opcode
remu.b	src.b.r, dst.b.rw	Unsigned Remainder Byte	51
remu.h	src.h.r, dst.h.rw	Unsigned Remainder Halfword	53
remu.w	src.w.r, dst.w.rw	Unsigned Remainder Word	55

Operation

dst ← dst % src(unsigned)

Description

The remainder of the destination operand (dividend) divided by the source operand (divisor) is stored in the destination operand. All operands are treated as unsigned data, however, the condition code flags are set as if the remainder is a signed value.

The destination operand remains unchanged when a Zero Divide exception occurs.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
-	0	*	*

CY Unchanged

OV Cleared

S Set if the MSB of the result is set, otherwise

Z Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X 86-046

X Illegal Addressing Mode

Exceptions

Zero Divide

7-85

ret

num.w.h

Instruction

Return from Procedure

Opcode

E2/3

Operation

 $\begin{array}{l} tmp1 \leftarrow num \\ tmp2 \leftarrow [\,SP+\,] \\ AP \leftarrow [\,SP+\,] \\ SP \leftarrow SP + tmp1 \\ PC \leftarrow tmp2 \end{array}$

Description

The return address and argument pointer register (R29) are restored from the stack and program control is returned to the calling module. The optional number operand is used to automatically discard any input parameters from the stack.

Condition Codes

CY	OV	S	Z	
_	-	_	_	

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format III

Addressing Modes

Addressing Mode	num
Rn	0
[Rn]	0
[Rn+]	0
[- Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	· 0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr(Rx)	0
[/addr](Rx)	0
Immediate.Quick	0
Immediate	0

Exceptions

retis

count.h.r

Instruction

Return from Interrupt - System

Opcode

FA/B

Operation

$$PC \leftarrow [SP+]$$

 $PSW \leftarrow [SP+]$
 $SP \leftarrow SP + count$

Description

The PC and PSW are popped from the stack and control resumes at the point of interruption. The count operand allows the interrupt or exception handler to specify the number of bytes to be automatically discarded from the stack.

The RETIS instruction checks for the occurance of the Asynchronous System and Asynchronous Task Traps. If a higher priority exception is detected, processing will not return to the point of interruption but will instead be vectored to the appropriate trap handler.

When the immediate quick addressing mode is specified, the data is zero extended to 16-bit length and used as the count operand.

Addressing Modes

Addressing Mode	
Rn	0
[Rn]	0
[Rn+]	0
[-Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr(Rx)	0
[/addr](Rx)	0
Immediate.Quick	0
Immediate	O 86-088

Condition Codes

CY	OV	S	Z
R	R	R	R

CY Restored OV Restored S Restored Z Restored

Instruction Format

1.0

Format III

Exceptions

Privileged Instruction Illegal Data Field Asynchronous System Trap Asynchronous Task Trap

retiu

count.h.r

Instruction

Return from Interrupt (User)

Opcode EA/B

Operation

$$PC \leftarrow [SP+]$$

 $PSW \leftarrow [SP+]$
 $SP \leftarrow SP + count$

Description

The PC and PSW are popped from the stack and program control is returned to the point of interruption. The count operand allows the interrupt or exception handler to specify the number of bytes to be automatically discarded from the stack.

The RETIU instruction checks for the occurance of Asynchronous System and Asynchronous Task traps. If a higher priority exception is detected, processing will not return to the point of interruption but will instead be vectored to the appropriate trap handler.

An Illegal Data Field exception will occur if the execution level field in the PSW is not 0 and the ISP flag is set or if an attempt is made to return to a more privileged execution level.

Condition Codes

	CY	OV	S	Z
ſ	R	R	R	R

CY Restored OV Restored S Restored Z Restored

FIV	FZD	FOV	FUD	FPR
R	R	R	R	R

FIV Restored FZD Restored FOV Restored FUD Restored FPR Restored

Instruction Format

Format III

Addressing Modes

Addressing Mode	
Rn	0
[Rn]	0
[Rn+]	0
[-Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr (Rx)	0
[/addr](Rx)	0
Immediate.Quick	0
Immediate	O 86-088

Instruction Exceptions

Illegal Data Field Asynchronous System Trap Asynchronous Task Trap


Syntax		Instruction	Opcode
rot.b	count.b.r, dst.b.rw	Rotate Byte	89
rot.h	count.b.r, dst.h.rw	Rotate Halfword	8B
rot.w	count.b.r, dst.w.rw	Rotate Word	8D

dst ← rotate(dst, count)

Description

The destination operand is rotated the specified number of bits and stored back in the destination.

The rotate count is specified as signed byte data in a range from -128 to +127. When the rotate count is positive, the destination is rotated left with the contents of the MSB rotating into the LSB. When the rotate count is negative, the destination is rotated right and the contents of the LSB is rotated into the MSB. The destination will remain unchanged if a rotate count of zero is specified but the flags will be updated.



If the immediate quick addressing mode is specified for the count operand, the immediate data is zero extended to byte length before its use as the rotate count.

To minimize the instruction execution time and interrupt latency, the actual rotate count is computed modulo the destination operand size.

Instruction Format

Format I, II

Condition Codes

CY	OV	S	Z
*	0	*	*

- CY Set if the last rotated bit was set, cleared if the last rotated bit was zero or the rotate count was zero
- OV Cleared
- S Set if the MSB of the result is set, otherwise cleared
- Z Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	count	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	×

X Illegal Addressing Mode

Exceptions


Syntax		Instruction	Opcode
rotc.b	count.b.r, dst.b.rw	Rotate Byte through Carry	99
rotc.h	count.b.r, dst.h.rw	Rotate Halfword through Carry	9B
rotc.w	count.b.r, dst.w.rw	Rotate Word through Carry	9D

dst ← rotate_through_carry(dst, count)

Description

The concatentation of the destination operand and CY flag is rotated the specified number of bits and stored back in the destination.

The rotate count is specified as signed byte data in a range from -128 to +127. When the rotate count is positive, the destination is rotated left with the MSB rotating through the CY flag into the LSB. When the rotate count is negative, the destination is rotated right and the contents of the LSB is rotated through the CY flag into the MSB. The destination will remain unchanged if a rotate count of zero is specified but the flags will be updated.



If the immediate quick addressing mode is specified for the count operand, the immediate data is zero extended to byte length before its use as the rotate count.

To minimize the instruction execution time and interrupt latency, the rotate count is computed modulo the destination operand size.

Instruction Format

Format I, II

Condition Codes

CY	OV	S	Z
*	0	*	*

- CY Set if the last rotated bit was set, cleared if the last rotated bit was zero or the rotate count was zero
- OV Cleared
- Set if the MSB of the result is set, otherwise cleared
- Ζ Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	count	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0 "
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	×
X Illegal Addressing Mode		8 6-069

X Illegal Addressing Mode

Exceptions

rsr

Instruction

Return from Subroutine

Opcode CA

Operation

$$PC \leftarrow [SP+]$$

Description

The return address is popped from the stack and control is returned to the calling module.

The RSR instruction is used to terminate subroutines entered using the JSR and BSR instructions.

Condition Codes

CY	OV	S	Z
_	-	-	-

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format V

Exceptions

rvbit

src.b.r, dst.b.w

Instruction

Reverse Bit Order

Opcode


08

Operation

dst ← bit_reversed(src)

Description

The individual bits of the byte data addressed by the source operand are reversed as follows:



The source operand is unaffected by this instruction. If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to byte length before the bit reversal takes place.

Condition Codes

CY	OV	<u> </u>	Z
	_		_
			<u> </u>

CY Unchanged Unchanged OV

Unchanged

S Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp[Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0 1
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

rvbyt

src.w.r, dst.w.w

Instruction

Reverse Byte Order


Opcode 2C

Operation

dst ← byte_reversed(src)

Description

The individual bytes of the word data addressed by the source operand are reversed as follows:



86-059

The byte order of 16-bit data can be reversed by the ROT instruction.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to word length before the byte reversal takes place.

This instruction is provided to simplify data transfers between machines adopting different integer notations.

Condition Codes

CY	OV	S	Z
_	_	-	· —

CY Unchanged

OV Unchanged S Unchanged

S Unchanged Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
· Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

sch0bsu bsrc.b.r, blen.b.r, dst.w.w sch0bsd bsrc.b.r, blen.b.r, dst.w.w

Instruction

Search Bit String for 0 (Upward) Search Bit String for 0 (Downward) Opcode

5B•00 5B•01

Operation

dst ← bit_offset(first 0 bit)

Description

The source bit string is scanned until a zero bit is found or the bit string is exhausted. If found, the bit offset of the detected bit is stored in the destination operand and the Z flag is cleared. Otherwise, the Z flag is set and the bit offset of the next logical bit string after the searched bit string is stored in the destination operand.

To minimize the interrupt latency time, the SCH0BS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

Register R28 is used as a work register during the execution of this instruction, pointing to the current position within the bit string. After the completion of this instruction, R28 will point to the byte containing the detected bit or the byte containing the final bit in the bit string.

Condition Codes

CY	OV	S	Z
-	_	_	*

CY Unchanged OV Unchanged

S Unchanged

Set if a zero bit is not found, otherwise cleared

Instruction Format

Format VIIb

Addressing Modes

Bit Address	bsrc	blen	dst	Byte Address
Rn	Х	0	0	Rn
@[Rn]	0	-	0	[Rn]
@[Rn+]	0	-	0	[Rn+]
@[-Rn]	0	-	0	[-Rn]
offset@[Rn]	0	-	0	disp[Rn]
offset@[PC]	0	-	0	disp[PC]
@[disp[Rn]]	0	-	0	[disp[Rn]]
@[disp[PC]]	0	-	0	[disp[PC]]
offset@[disp[Rn]]	0	-	0	disp1[disp2[Rn]]
offset@[disp[PC]]	0	-	0	disp1[disp2[PC]]
@/addr	0	-	0	/addr
@[/addr]		-	0	[/addr]
Rx@[Rn]	0	-	0	[Rn](Rx)
Rx@[Rn]		-	0	disp [Rn](Rx)
Rx@[PC]	0	-	0	disp [PC](Rx)
Rx@[disp[Rn]]	0	-	0	[disp[Rn]](Rx)
Rx@[disp[PC]]	0	-	0	[disp[PC]](Rx)
Rx@/addr	0	-	0	/addr (Rx)
Rx@[/addr]	0	-	0	[/addr](Rx)
Immediate.Quick	X	-	X	Immediate.Quick
Immediate	X	0	X	Immediate

X Illegal Addressing Mode

- Unavailable Addressing Mode

Exceptions

None

86-053

Syntax		Instruction	Opcode
sch1bsu	bsrc.b.r, blen.b.r, dst.w.w	Search Bit String for 1 (Upward) Search Bit String for 1 (Downward)	5B•02
sch1bsd	bsrc.b.r, blen.b.r, dst.w.w		5B•03

dst ← bit_offset(first 1 bit)

Description

The source bit string is scanned until a one bit is found or the bit string is exhausted. If found, the bit offset of the detected bit is stored in the destination operand and the Z flag is cleared. Otherwise, the Z flag is set and the bit offset of the next logical bit string after the searched bit string is stored in the destination operand.

To minimize the interrupt latency time, the SCH1BS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

Register R28 is used as a work register during the execution of this instruction, pointing to the current position within the bit string. After the completion of this instruction, R28 will point to the byte containing the detected bit or the byte containing the final bit in the bit string.

Condition Codes

CY	OV	S	Z
_	-	_	*

CY Unchanged OV Unchanged

S Unchanged Z Set if a one I

Z Set if a one bit is not found, otherwise cleared

Instruction Format

Format VIIb

Addressing Modes

Bit Address	bsrc	blen	dst	Byte Address	
Rn	Х	0	0	Rn	
@[Rn]	0	_	0	[Rn]	
@[Rn+]	0	-	0	[Rn+]	
@[R n]	0	-	0	[–Rn]	
offset@[Rn]	0	-	0	disp[Rn]	
offset@[PC]	0	-	0	disp[PC]	
@[disp[Rn]]	0	-	0	[disp[Rn]]	
@[disp[PC]]	0	-	0	[disp[PC]]	
offset@[disp[Rn]]	0	-	0	disp1[disp2[Rn]]	
offset@[disp[PC]]	0	-	0	disp1[disp2[PC]]	
@/addr	0	-	0	/addr	
@[/addr]	0	-	0	[/addr]	
Rx@[Rn]	0	-	0	[Rn](Rx)	
Rx@[Rn]	0	-	0	disp [Rn](Rx)	
Rx@[PC]	0	-	0	disp [PC](Rx)	
Rx@[disp[Rn]]	0	-	0	[disp[Rn]](Rx)	
Rx@[disp[PC]]	0	-	0	[disp[PC]](Rx)	
Rx@/addr	0	-	0	/addr (Rx)	
Rx@[/addr]	0	-	0	[/addr](Rx)	
Immediate.Quick	X	-	X	Immediate.Quick	
Immediate	X	0	X	Immediate	

X Illegal Addressing Mode

- Unavailable Addressing Mode

Exceptions

Syntax		Instruction	Opcode
schcu.b schcd.b schcu.h	src.b.r, slen.b.r, char.b.r src.b.r, slen.b.r, char.b.r src.h.r, slen.b.r, char.h.r	Search Byte Character Upward Search Byte Character Downward Search Halfword Character Upward	58•18 58•19 5A•18
schcd.h	src.h.r, slen.b.r, char.h.r	Search Halfword Character Downward	5 A• 19

R28 ← search character byte address R27 ← search character offset

Description

The character string is searched for the designated character until either the character is found or all characters in the string have been examined. Character string searches are initiated from the head of the string in the address increment mode and from the tail in the address decrement mode.

This instruction is interruptable and resumable with register R28 used to maintain the character address being scanned. Following the execution of the SCHC instruction, R28 contains the address of the first character meeting the search criteria or the next character after the source string if no matching character was found. Register R27 contains the number of characters (character offset) from the start position to the search end position.

Condition Codes

 CY	OV	S	Z
_	-		*

Unchanged OV Unchanged

Unchanged

Set if the search character is found, otherwise cleared

Instruction Format

Format VIIb

Addressing Modes

Addressing Mode	src	slen	char
Rn	Х	0	0
[Rn]	0	-	0
[Rn+]	0	_	0
[- R n]	0	-	0
disp [Rn/PC]	0	-	0
[disp [Rn/PC]]	0	-	0
disp1 [disp2 [Rn/PC]]	0	_	0
/addr	0	-	0
[/addr]	0	-	0
[Rn](Rx)	0	_	0
disp [Rn/PC](Rx)	0	-	0
[disp [Rn/PC]](Rx)	0	-	0
/addr (Rx)	0	-	0
[/addr](Rx)	0	_	Ο,
Immediate.Quick	X	_	0
Immediate	X	0	0

X Illegal Addressing Mode - Unavailable Addressing Mode

Exceptions

Illegal Data Field

SyntaxInstructionOpcodesclf.scount.h.r, dst.s.rwScale Short Real5C•10sclf.lcount.h.r, dst.l.rwScale Long Real5E•10

Operation

dst ← dst * 2count

Description

The destination operand is scaled by the integer count and stored in the destination operand. Both the integer condition codes and the floating point condition codes are updated to reflect the result of the operation.

Condition Codes

CY	OV	S	Z
*	0	*	*

CY Set if the result is negative and non-zero, otherwise cleared

OV Cleared

S Set if the mantissa sign bit of the result is set, otherwise cleared

Z Set if the result is zero, otherwise cleared

FIV	FZD	FOV	FÜD	FPR
*	1	*	*	*

FIV Set if an invalid operation is attempted, otherwise unchanged

FZD Unchanged

FOV Set if the result is infinite, otherwise unchanged

FUD Set if the result is denormal, otherwise

unchanged

FPR Set if a precision error occurs, otherwise unchanged

Instruction Format

Format II

Addressing Modes

Addressing Mode	count	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X 86-069

X Illegal Addressing Mode

Exceptions

Reserved Floating Point Operand Floating Point Overflow Floating Point Underflow Floating Point Precision

set1

offset.w.r, base.w.rw

Instruction

Bit Test and Set

Opcode 97

Operation

CY ← bit(base, offset) Z ← ~bit(base, offset) bit(base, offset) ← 1

Description

The bit located at the sum of the byte base address and bit offset is tested and then set. The CY and Z flags reflect the state of the bit prior to the execution of the instruction.

The location of the designated bit is determined by the base operand. If the register addressing mode is used for the base operand, the designated bit is located within a general purpose register at the specified bit offset. For any other permissible addressing mode, the designated bit is at the specified bit offset from the base address. An Illegal Data Field exception occurs if the bit offset is outside the range 0 to 31.

If the autoincrement or autodecrement addressing mode is specified for the base operand, the base operand is treated as word data and is incremented or decremented by four. When the immediate quick addressing mode is specified, the immediate data is zero extended to word length and used as the bit offset.

Condition Codes

CY	OV	S	Z
*		-	*

CY Set if the designated bit is 1, otherwise cleared

OV Unchanged

S Unchanged

Z Set if the designated bit is 0, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	offset	base
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

86-095

Exceptions *

Illegal Data Field

setf

cond.b.r, dst.b.w

Instruction

Set Flag Condition

Opcode

47

Operation

Description

If the specified condition is satisfied by the interger PSW condition codes, the value 01H (true) is stored in the destination. Otherwise, the value 00H (false) is stored in the destintion.


The condition code field is found in the lower four bits of the condition operand. The upper four bits are ignored and have no effect on this instruction.

Encoding	Name	Condition
0000	V	OV = 1
0001	NV	OV = 0
0010	C/L	CY = 1
0011	NC / NL	CY = 0
0100	Z	Z = 1
0101	NZ	Z = 0
0110	NH	$(CY \lor Z) = 1$
0111	Н	$(CY \lor Z) = 0$
1000	S/N	S = 1
1001	NS / P	S = 0
1010	T	Always
1011	F_	Never
1100	LT	(S⊕OV)=1
1101	GE	(S⊕OV)=0
1110	LE	$((S \oplus OV) \vee Z) = 1$
1111	GT	$((S \oplus OV) \lor Z) = 0$

Instruction Format

Format I, II

Condition Codes



CY Unchanged OV Unchanged Unchanged S Unchanged

Addressing Modes

Addressing Mode	cond	d st
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	. 0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	Х
X Illegal Addressing Mode		86-094

X Illegal Addressing Mode

Exceptions


Syntax		Instruction	Opcode
sha.b	count.b.r, dst.b.rw	Arithmetic Shift Byte Arithmetic Shift Halfword Arithmetic Shift Word	B9
sha.h	count.b.r, dst.h.rw		BB
sha.w	count.b.r, dst.w.rw		BD

dst ← arithmetic shift(dst, count)

Description

The destination operand is arithmetically shifted the specified number of bits and stored back in the destination. Integer overflow occurs if the sign of the result changes at anytime during the execution of this instruction.

The shift count is specified as signed byte data in a range from -128 to +127. When the shift count is positive, the destination is shifted left with a zero bit shifted into the LSB. When the shift count is negative, the destination is shifted right with the MSB being shifted into itself. The destination will remain unchanged if a shift count of zero is specified but the flags will be updated.



If the absolute value of the shift count exceeds the destination operand length, zero (positive shift counts) or data consisting of the sign of the destination (negative shift counts) is stored in the destination.

If the immediate quick addressing mode is specified for the count operand, the immediate data is zero extended to byte length before its use as the shift count.

Instruction Format

Format I, II

Condition Codes

CY	OV	S	Z
*	*	*	*

CY Set if the last shifted bit was set, cleared if the last shifted bit was zero or the shift count was zero

OV Set if integer overflow occurs, otherwise cleared S Set if the result is negative, otherwise cleared

Z Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	count	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	Х

X Illegal Addressing Mode

Exceptions


Syntax			Instruction	Opcode
shl.b	count.b.r, dst.b.rw		Logical Shift Byte	A9
shl.h	count.b.r, dst.h.rw	*	Logical Shift Halfword	AB
shl.w	count.b.r, dst.w.rw		Logical Shift Word	AD

dst ← logical_shift(dst, count)

Description

The destination operand is logically shifted the specified number of bits and stored back in the destination.

The shift count is specified as signed byte data in a range from -128 to +127. When the shift count is positive, the destination is shifted left with a zero bit shifted into the LSB. When the shift count is negative, the destination is shifted right with a zero bit being shifted into the MSB. The destination will remain unchanged if a shift count of zero is specified but the flags will be updated.



If the absolute value of the shift count exceeds the destination operand length, zero is stored in the destination.

If the immediate quick addressing mode is specified for the count operand, the immediate data is zero extended to byte length before its use as the shift count.

Instruction Format

Format I, II

Condition Codes

CY	OV	S	Z
*	0	*	*

CY Set if the last shifted bit was set, cleared if the last shifted bit was zero or the shift count was zero

OV Cleared

S Set if the MSB of the result is set, otherwise cleared

Z Set if the result is zero, otherwise cleared

Addressing Modes

Addressing Mode	count	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[– Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	Х
Immediate	0	Х

X Illegal Addressing Mode

Exceptions

Syntax		Instruction	Opcode
skpcu.b	src.b.r, slen.b.r, char.b.r	Skip Byte Character Upward	58•1A
skpcd.b	src.b.r, slen.b.r, char.b.r	Skip Byte Character Downward	58•1B
skpcu.h	src.h.r, slen.b.r, char.h.r	Skip Halfword Character Upward	5A•1A
skpcd.h	src.h.r, slen.b.r, char.h.r	Skip Halfword Character Downward	5A•1 B

R28 ← skipped character byte address R27 ← skipped character offset

Description

The source character string is scanned until a position different from the designated character is reached or the string is exhausted. Character string scanning is initiated from the head of the string in the address increment mode and from the tail in the address decrement mode.

This instruction is interruptable and resumable with register R28 used to maintain the character address being scanned. Following the execution of the SKPC instruction, R28 contains the address of the first character not meeeting the skip criteria or the next character after the source string if the skip criteria was continuously satisfied. Register R27 contains the number of characters (offset) from the start position to the skip end position.

Condition Codes

CY	OV	S	Z
_	_	-	*

CY Unchanged OV Unchanged

S Unchanged

Z Set if the skip character is found, otherwise cleared

Instruction Format

Format VIIb

Addressing Modes

Addressing Mode	src	slen	char
Rn	X	0	0
[Rn]	0	_	0
[Rn+]	0	_	0
[-Rn]	0	_	0
disp [Rn/PC]	0	_	0
[disp [Rn/PC]]	0	_	0
disp1 [disp2 [Rn/PC]]	0	-	0
/addr	0	-	0
[/addr]	0	-	0
[Rn](Rx)	0	_	0
disp [Rn/PC](Rx)	0	_	0
[disp [Rn/PC]](Rx)	0	-	0
/addr (Rx)	0	-	0
[/addr](Rx)	0	_	0
Immediate.Quick	X	-	0
Immediate	Х	0	0

X Illegal Addressing ModeUnavailable Addressing Mode

Exceptions

Illegal Data Field

stpr

regID.w.r, dst.w.w

Instruction

Store Privileged Register

Opcode

02

Operation

dst ← PrivilegedRegister(regID)


Description

The contents of the specified privileged register are copied to the destination operand.

ID	Register	Name
0	ISP	Interrupt Stack Pointer
1	LOSP	Level 0 Stack Pointer
2	L1SP	Level 1 Stack Pointer
3	L2SP	Level 2 Stack Pointer
4	L3SP	Level 3 Stack Pointer
5	SBR	System Base Register
6	TR	Task Register
7	SYCW	System Control Word
8	TKCW	Task Control Word
9	PIR	Processor ID Register
15	PSW2	Emulation Mode Program Status Word
16	ATBR0	Area Table Base Register 0
17	ATLR0	Area Table Length Register 0
18	ATBR1	Area Table Base Register 1
19	ATLR1	Area Table Length Register 1
20	ATBR2	Area Table Base Register 2
21	ATLR2	Area Table Length Register 2
22	ATBR3	Area Table Base Register 3
23	ATLR3	Area Table Length Register 3
24	TRMOD	Trap Mode Register
25	ADTR0	Address Trap Register 0
26	ADTR1	Address Trap Register 1
27	ADTRM0	Address Trap Mask Register 0
28	ADTRM1	Address Trap Mask Register 1
		86-129

An Illegal Data Field exception will occur if the register ID field is not in the range of 0 to 31. Instruction execution results will also be unpredicatable if an undefined register ID is specified.

Condition Codes



CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	regID	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[<i>-</i> Rn]	0	0
disp [Rn/PC]	0 0 0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0.0	0
/addr (Rx)	Ö	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

Privileged Instruction Illegal Data Field

86-085

sttask

list.w.r

Instruction

Store Task Context

Opcode FC/D

Operation

TCB ← TaskContext

Description

The current task context is copied to the Task Control Block (TCB) designated by the Task Register. The task context consists of :

· General Purpose Registers

The saving of the general purpose registers (R30-R0) is controlled by the list operand. Bits set in the list operand identify which general purpose registers are saved in the TCB. Bit 31 of the register list is Reserved for Future Use and must be zero.

Г			1	1	_		_		_	1				г	Г								Τ-	_			_				_	
1	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
1	F	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	9	8	7	6	5	4	3	2	1	0
П	U	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0										R 0
L																																

86-130


- Area Table Registers
 In virtual mode, the area table registers (ATBR0/ATLR0-ATBR3/ATLR3) specified by the STCW are saved with the current task context.
- Stack Pointers (L3SP-L0SP)
- Task Control Word (TKCW)

Because no valid context exists between the STTASK instruction and a subsequent LDTASK instruction, the ISP becomes the current stack pointer during the execution of the STTASK instruction.

Instruction Format

Format III

Condition Codes



CY Unchanged OV Unchanged S Unchanged Z Unchanged

Addressing Modes

Addressing Mode	list
Rn	0
[Rn]	0
[Rn+]	0
[-Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr (Rx)	0
[/addr](Rx)	0
Immediate.Quick	0
Immediate	O 86-087

Exceptions

Privileged Instruction

Subtract

SUB

Syntax		Instruction	Opcode
sub.b	src.b.r, dst.b.rw	Subtract Byte	A8
sub.h	src.h.r, dst.h.rw	Subtract Halfword	AA
sub.w	src.w.r, dst.w.rw	Subtract Word	AC

Operation

 $dst \leftarrow dst - src$

Description

The source operand is subtracted from the destination operand and the result stored in the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
*	*	*	*

CY Set if a borrow is generated, otherwise cleared
OV Set if integer overflow occurs, otherwise cleared
Set if the result is negative, otherwise cleared

Z Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	d st
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

Exceptions

Syntax		Instruction	Opcode
subc.b	src.b.r, dst.b.rw	Subtract Byte with Carry	98
subc.h	src.h.r, dst.h.rw	Subtract Halfword with Carry	9A
subc.w	src.w.r, dst.w.rw	Subtract Word with Carry	9C

 $dst \leftarrow dst - src - CY$

Description

The contents of the source operand and the CY flag are subtracted from the destination operand and the result stored in the destination operand.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
*	*	*	*

CY Set if a borrow is generated, otherwise cleared OV Set if integer overflow occurs, otherwise cleared

S Set if the result is negative, otherwise cleared

Z Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	Х

X Illegal Addressing Mode

Exceptions

Syntax subdc

src.b.r, dst.b.rw, pat.b.r

Instruction

Subtract Decimal with Carry

Opcode

59-01

Operation

dst ← dst - src - CY using mask pattern

Description

The CY flag and source operand are subtracted from the destination operand with the result stored in the destination operand. The decimal subtraction operation occurs only for the unmasked portion of the data, as determined by the mask pattern.

The CY flag will be set if there is a borrow out of the operation. If the result is not zero or a borrow is generated, the Z flag will be cleared, otherwise it remains unchanged.

Following the subtraction operation, the result is checked to verify that a valid BCD representation exists in the unmasked portion of the result. If either value is not a valid BCD digit (0-9), a Decimal Format exception will occur and the destination will remain unchanged.

Condition Codes

CY	OV	S	Z
*	_	_	*

CY Set if a is generated, otherwise cleared

OV Unchanged

Unchanged

SZ Unchanged if the result is zero, otherwise cleared

Instruction Format

Format VIIc

Addressing Modes

Addressing Mode	src	dst	pat
Rn	0	0	_
[Rn]	0	0	_
[Rn+]	0	0	_
[—Rn]	0	0	
disp [Rn/PC]	0 0 0	0	_
[disp [Rn/PC]]	0	0	-
disp1 [disp2 [Rn/PC]]	0	0	-
/addr	0	0	_
[/addr]	0	0	_
[Rn](Rx)	0 0	0	-
disp [Rn/PC](Rx)	0	0	-
[disp [Rn/PC]](Rx)	0	0	-
/addr (Rx)	0 0	0	-
[/addr](Rx)	0	0	-
Immediate.Quick	0	X	-
Immediate	0	Х	0

X Illegal Addressing ModeUnavailable Addressing Mode

Instruction Exceptions

Decimal Format

subf.s subf.l src.s.r, dst.s.rw src.l.r, dst.l.rw Instruction

Subtract Short Real Subtract Long Real Opcode

5C•19 5E•19

Operation

dst ← src - dst

Description

The difference of the source operand and destination operand is stored in the destination operand. Both the integer and floating point condition codes are updated to reflect the result of the operation.

If the source and destination operands are equal, the sign of the zero result will be determined by the programmed rounding mode.

Condition Codes

	CY	OV	S	Z
I	*	0	*	*

CY Set if the result is negative and non-zero, otherwise cleared

OV Cleared

S Set if the mantissa sign bit of the result is set, otherwise cleared

Z Set if the result is zero, otherwise cleared

_	FIV	FZD	FOV	FUD	FPR
	*	-	*	*	*

FIV Set if an invalid operation is attempted,

otherwise unchanged

FZD Unchanged

FOV Set if the result is infinite, otherwise unchanged

FUD Set if the result is denormal, otherwise

unchanged

FPR Set if a precision error occurs, otherwise

unchanged

Instruction Format

Format II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0 '
Immediate.Quick	Δ	Х
Immediate	Δ	Х

X Illegal Addressing Mode

Δ Reserved Addressing Mode

Exceptions

Reserved Floating Point Operand Floating Point Overflow Floating Point Underflow Floating Point Precision **Syntax** subrdc

src.b.r, dst.b.rw, pat.b.r

Instruction

Subtract Decimal Reversed with Carry

Opcode

59.02

Operation

dst ← src - dst - CY using mask pattern

Description

The CY flag and destination operand are subtracted from the source operand with the result stored in the destination operand. The decimal subtraction operation occurs only for the unmasked portion of the data, determined by the mask pattern.

The CY flag will be set if there is a borrow out of the operation. If the result is not zero or a borrow is generated, the Z flag will be cleared, otherwise it remains unchanged.

Following the subtraction operation, the result is checked to verify that a valid BCD representation exists in the unmasked portion of the result. If either value is not a valid BCD digit (0-9), a Decimal Format exception will occur and the destination will remain unchanged.

Condition Codes

CY	OV	S	Z
*	_	-	*

CY Set if a borrow is generated, otherwise cleared

O۷ Unchanged

S Z Unchanged

Unchanged if the result is zero, otherwise cleared

Instruction Format

Format VIIc

Addressing Modes

Addressing Mode	src	dst	pat
Rn	0	0	_
[Rn]	0	0	-
[Rn+]	0	0	-
[-Rn]	0	0	-
disp [Rn/PC]	0	0	-
[disp [Rn/PC]]	0	0	-
disp1 [disp2 [Rn/PC]]	0	0	_
/addr	0	0	-
[/addr]	0	0	-
[Rn](Rx)	0	0	-
disp [Rn/PC](Rx)	0	0	-
[disp [Rn/PC]](Rx)	0	0	-
/addr (Rx)	0	0	-
[/addr](Rx)	0	0	-
Immediate.Quick	0	X	-
Immediate	0	Х	0

X Illegal Addressing ModeUnavailable Addressing Mode

Exceptions

Decimal Format

tasi

dst.b.rwi

Instruction

Test and Set Interlocked

Opcode

E0/1

Operation

lock flags ← dst – 0FFH dst ← 0FFH unlock

Description

This instruction is used to synchronize processes or provide mutual exclusion in a multiple processor configuration.

The processor informs the other bus masters in the system that an indivisble operation will take place by asserting the bus lock output. The destination operand is then fetched and compared with 0FFH and the result stored in the condition codes. The contents of the destination operand is then replaced with the value 0FFH and the bus lock output is then negated, allowing other bus masters to again access the shared data.

If the register addressing mode is specified for the destination, the execution of the instruction is meaningless but the operation is carried out.

Condition Codes

CY	OV	S	Z
*	*	*	*

CY Set if a borrow is generated, otherwise cleared OV Set if integer overflow occurs, otherwise cleared

S Set if the comparison results are negative, otherwise cleared

Z Set if the comparison results are zero, otherwise cleared

Instruction Format

Format III

Addressing Modes

Addressing Mode	dst
Rn	0
[Rn]	0
[Rn+]	0
[- Rn]	0
disp [Rn/PC]	0
[disp [Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr(Rx)	0
[/addr](Rx)	0
Immediate.Quick	X
Immediate	×
X Illegal Addressing Mode	86-05

A megai Addressing Mode

Exceptions

TB Test and Branch TB

Syntax

tb

Rn.w.r, disp16

Instruction
Test and Branch

Opcode C7•5

Operation


```
if Rn = 0 then
    PC ← PC + sign_extended( disp16 )
else
    PC ← NextPC
```

Description

The specified general purpose register is tested against zero and if zero, the branch is taken.

The 16-bit displacement field is sign extended to 32 bits and added to the PC to compute the target address. The PC relative addressing mode is implicitedly selected by these instructions. The value of the PC used to compute the target address is the first byte of the test and branch instruction.

Condition Codes



CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VI

Exceptions

Syntax		Instruction	Opcode
test.b	src.b.r	Test Byte	F0/1
test.h	src.h.r	Test Halfword	F2/3
test.w	src.w.r	Test Word	F4/5

flags \leftarrow src - 0

Description

Zero is subtracted from the source operand and the result of the operation is reflected in the PSW register.

If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

	CY	OV	S	Z
ļ	0	0	*	*

CY Cleared OV Cleared

S Set if the result is negative, otherwise cleared Set if the result is zero, otherwise cleared

Instruction Format

Format III

Addressing Modes

Addressing Mode		
Rn	0	
[Rn]	0	
[Rn+]	0	
· [-Rn]	0	
disp [Rn/PC]	0	
[disp [Rn/PC]]	0	
disp1 [disp2 [Rn/PC]]	0	
/addr	0	
[/addr]	0	
[Rn](Rx)	0	
disp [Rn/PC](Rx)	0	
[disp [Rn/PC]](Rx)	0	
/addr (Rx)	0	
[/addr](Rx)	0	
Immediate.Quick	0	
Immediate	O 86-05	

Exceptions

test1

offset.w.r, base.w.r

Instruction

Bit Test

Opcode

87

Operation

CY ← bit(base, offset)
Z ← ~bit(base, offset)

Description

The bit located at the sum of the byte base address and bit offset is tested. The CY and Z flags reflect the state of the bit prior to the execution of the instruction.

The location of the designated bit is determined by the base operand. If the register addressing mode is used for the base operand, the designated bit is located within a general purpose register at the specified bit offset. For any other addressing mode, the designated bit is at the specified bit offset from the base address. An Illegal Data Field exception occurs if the bit offset is outside the range 0 to 31.

If the autoincrement or autodecrement addressing mode is specified for the base operand, the base operand is treated as word data and is incremented or decremented by four. When the immediate quick addressing mode is specified, the immediate data is zero extended to word length and used as the bit offset.

Addressing Modes

Addressing Mode	offset	base
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	X
Immediate	0	X

X Illegal Addressing Mode

00.00

Condition Codes

CY	OV	S	Z
*	-	-	*

CY Set if the designated bit is 1, otherwise cleared

OV Unchanged

S Unchanged

Z Set if the designated bit is 0, otherwise cleared

Instruction Format

Format I, II

Exceptions

Illegal Data Field

trap

cond&vector.b.r

Instruction

Trap on Condition

Opcode

F8/9

Operation

```
if ( condition ) then

[-SP] ← Exception Code

[-SP] ← PSW


[-SP] ← NextPC

PC ← [ Exception Vector( 48 + vector ) ]
```

Description


If the specified condition is satisfied by the integer condition codes, the specified trap handler is entered.

The upper four bit field of the operand contains the condition code field which indicates under what circumstances the trap will be taken. The lower four bit field contains the vector offset from the software trap base vector.



Encoding	<u>Name</u>	Condition
0000	V	OV = 1
0001	NV	OV = 0
0010	C/L	CY = 1
0011	NC / NL	CY = 0
0100	Z	Z = 1
0101	NZ	Z = 0
0110	NH	$(CY \lor Z) = 1$
0111	Н	$(CY \lor Z) = 0$
1000	S/N	S = 1
1001	NS/P	S = 0
1010	T	Always
1011	F	Never
1100	LT	(S⊕OV)=1
1101	GE	(S⊕OV)=0
1110	LE	$((S \oplus OV) \lor Z) = 1$
1111	GT	$((S \oplus OV) \lor Z) = 0$

Condition Codes



CY Unaffected OV Unaffected S Unaffected Z Unaffected

Instruction Format

Format III

Addressing Modes

Addressing Mode	cond&vector
Rn	0
[Rn]	0 '
[Rn+]	0
[-Rn]	0
disp [Rn/PC]	0
[disp[Rn/PC]]	0
disp1 [disp2 [Rn/PC]]	0
/addr	0
[/addr]	0
[Rn](Rx)	0
disp [Rn/PC](Rx)	0
[disp [Rn/PC]](Rx)	0
/addr (Rx)	0
[/addr](Rx)	0
Immediate.Quick	0
Immediate	O 86-076

Exceptions

Software Trap

TRAPFL

Trap on Floating Point Exception

TRAPFL

Syntax

trapfl

Instruction

Trap on Floating Point Exception

Opcode CB


Operation

if (TKCW[8:4] ∧ PSW[12:8]) ≠ 0 then Floating Point Operation Exception

Description

The bit-wise AND of floating point trap mask field in the TKCW register and the floating point condition codes in the PSW is computed and if the result is non-zero, a floating point operation trap will occur.

Condition Codes



CY Unchanged OV Unchanged S Unchanged Z Unchanged

FIV	FZD	FOV	FUD	FPR
-	-	-	_	_

FIV Unchanged FZD Unchanged FOV Unchanged FUD Unchanged FPR Unchanged

Instruction Format

Format V

Exceptions

Floating Point Zero Divide Invalid Floating Point Operation Floating Point Overflow Floating Point Underflow Floating Point Precision

update

va.p.r, newATE.d.r

Instruction

Update Area Table Entry

Opcode

15

Operation

ATE(va) ← newATE

Description

The contents of specified ATE are replaced with the source doubleword (64-bit) operand. The virtual address and the section designator register (R28) are used to identify the ATE to be referenced.

If the contents of R28 are 0FFFFFFFH, the virtual address operand is translated using the current virtual address space. Following the execution of the instruction, the Z flag is updated to reflect the result of the translation operation.

Otherwise, R28 is assumed to contain a pointer to an area table and the specifed ATE is located in the area table. No validity checks are performed on the contents of the ATE and if the referenced ATE is cached in the TLB, the entry is invalidated.

If the immediate quick addressing mode is specified for the virtual address operand, the data is zero extended to 32-bit length and used as the virtual address.

This instruction can be executed in either the real or virtual address mode.

Addressing Modes

Addressing Mode	va	newATE
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	Δ
Immediate	0	Δ

Δ Reserved Addressing Mode

Exceptions

Privileged Instruction

Condition Codes

CY	OV	S	Z
_	-	-	*

Unchanged CY

Unchanged OV

Unchanged

Set if the address translation is invalid, otherwise cleared

Instruction Format

Format I, II

Syntax		Instruction	Opcode
updpsw.h	newPSW.w.r, mask.w.r	Update Halfword PSW	4A
updpsw.w	newPSW.w.r, mask.w.r	Update Word PSW	13

 $PSW \leftarrow (PSW \land \sim mask) \lor (newPSW \land mask)$

Description

The contents of the PSW are updated with the contents of the new PSW image at the positions specified by the mask operand. The UPDPSW.H instruction is restricted to modifying only the condition code fields in the PSW. The UPDPSW.W is a privileged instruction and can also modify the PSW control field.

If the immediate quick addressing mode is specified, the immediate data is zero extended to 32-bit length and used as the new PSW or mask operand.

Condition Codes

Updated according to mask operand

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	newPSW	mask
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	0
Immediate	0	0

86-084

Exceptions

Privileged Instruction (updpsw.w)

updpte

va.p.r, newPTE.w.r

Instruction

Update Page Table Entry

Opcode

14

Operation

PTE(va) ← newPTE

Description

The contents of specified PTE are replaced with the source operand. The virtual address and the section designator register (R28) are used to identify the PTE to be referenced.

If the contents of R28 are 0FFFFFFFH, the virtual address operand is translated using the current virtual address space. Following the execution of the instruction, the CY and Z flags are updated to reflect the result of the translation operation. The CY flag will be set if the area is not present (i.e, swapped out to a disk) while the Z flag is set if the referenced address translation fails. If either the Z or CY flags are set, the destination remains unchanged.

Otherwise, R28 is assumed to contain a pointer to an area table and the specifed PTE is located in the specified page table. No validity checks are performed on the contents of the PTE and if present in the TLB, the entry is invalidated.

When the immediate quick addressing mode is specified, the immediate data is zero extended to 32-bit length and used as the virtual address for new PTE.

This instruction can be executed in either the real or virtual address mode.

Instruction Format

Format I, II

Condition Codes

CY	OV	S	Z
*	-	-	*

CY Set if the area is not present, otherwise cleared

OV Unchanged

Unchanged

SZ Set if the address translation is invalid, otherwise cleared

Addressing Modes

Addressing Mode	va	newPTE
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[—Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0 0	0
[disp [Rn/PC]](Rx)		0
/addr(Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	0
Immediate	0	0
		86-080

Exceptions

Privileged Instruction

Exchange

XCH

Syntax		Instruction	Opcode
xch.b	dst1.b.rw, dst2.b.rw	Exchange Byte	41
xch.h	dst1.h.rw, dst2.h.rw	Exchange Halfword	43
xch.w	dst1.w.rw, dst2.w.rw	Exchange Word	45

Operation

dst1 ↔ dst2

Description

The contents of the first destination operand is exchanged with the contents of second destination operand.

In the $\mu PD70616$ microprocessor, a Reserved Addressing Mode exception will occur if the first destination operand is not a general purpose register.

Condition Codes

CY	OV	S	Z
-	-	_	_

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format I

Addressing Modes

Addressing Mode	dst1	dst2
Rn	0	0
[Rn]	Δ	0
[Rn+]	Δ	0
[<i>-</i> Rn]	Δ	0
disp [Rn/PC]	Δ	0
[disp [Rn/PC]]	Δ	0
disp1 [disp2 [Rn/PC]]	Δ	0
/addr	Δ	0
[/addr]	Δ	0
[Rn](Rx)	Δ	0
disp [Rn/PC](Rx)	Δ	0
[disp [Rn/PC]](Rx)	Δ	0
/addr(Rx)	Δ	0
[/addr](Rx)	Δ	0
Immediate.Quick	Х	Х
Immediate	×	X
X Illegal Addressing Mode	<u> </u>	8 6-058

X Illegal Addressing Mode Δ Reserved Addressing Mode

Exceptions

XOR

Syntax		Instruction	Opcode
xor.b	src.b.r, dst.b.rw	Exclusive OR Byte	В0
xor.h	src.h.r, dst.h.rw	Exclusive OR Halfword	B2
xor.w	src.w.r, dst.w.rw	Exclusive OR Word	B4

Operation

 $dst \leftarrow dst \oplus src$

Description

The bit-wise exclusive OR of the source operand and the destination operand is stored in the destination operand. If the immediate quick addressing mode is specified for the source operand, the immediate data is zero extended to the source operand length before performing the operation.

Condition Codes

CY	OV	S	Z
-	0	*	*

CY Unchanged

OV Cleared

S Set if the result is negative, otherwise cleared Set if the result is zero, otherwise cleared

Instruction Format

Format I, II

Addressing Modes

Addressing Mode	src	dst
Rn	0	0
[Rn]	0	0
[Rn+]	0	0
[-Rn]	0	0
disp [Rn/PC]	0	0
[disp [Rn/PC]]	0	0
disp1 [disp2 [Rn/PC]]	0	0
/addr	0	0
[/addr]	0	0
[Rn](Rx)	0	0
disp [Rn/PC](Rx)	0	0
[disp [Rn/PC]](Rx)	0	0
/addr (Rx)	0	0
[/addr](Rx)	0	0
Immediate.Quick	0	Х
Immediate	0	Х

X Illegal Addressing Mode

Exceptions

xorbsu xorbsd bsrc.b.r, blen.b.r, bdst.b.rw bsrc.b.r, blen.b.r, bdst.b.rw Instruction

XOR Bit String (Upward) XOR Bit String (Downward) Opcode 5B•18

5B•19

Operation

bdst ← bsrc ⊕ bdst

Description

The bit-wise XOR of the source and destination bit strings is stored in the destination bit string. Specifying the direction of the operation allows the correct result to be computed when bit strings overlap.

To minimize the interrupt latency time, the XORBS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

During the execution of the XORBS instruction, registers R28 and R27 contain pointers to the bytes within the source and destination bit strings to be processed next. Following the execution of the instruction, R28 contains the address of the byte containing the final bit of the source bit string while R27 contains the address of the byte containing the final bit of the destination bit string.

Condition Codes

CY	ΟV	S	Z
_	_	_	-

CY Unchanged OV Unchanged

S Z Unchanged

Unchanged

Instruction Format

Format VIIb

Addressing Modes

Addressing Mode	bsrc	blen	bdst
Rn	Х	0	X
@[Rn]	0	– ,	0
@[Rn+]	0	-	0
@[-R n]	0	-	0
offset@[Rn/PC]	0	-	0
@[disp [Rn/PC]]	0	-	0
offset@[disp [Rn/PC]]	0	-	0
@/addr	0	-	0
@[/addr]	0	_	0
Rx@[Rn]	0	-	0
Rx@[Rn/PC]	0	-	0
Rx@[disp [Rn/PC]]	0	-	0
Rx@/addr	0	-	0
Rx@[/addr]	0	-	0
Immediate.Quick	X	-	X
Immediate	X	0	X 86.05

X Illegal Addressing Mode - Unavailable Addressing Mode

Exceptions

SyntaxInstructionOpcodexornbsubsrc.b.r, blen.b.r, bdst.b.rwXOR Complemented Bit String (Upward)5B•1Axornbsdbsrc.b.r, blen.b.r, bdst.b.rwXOR Complemented Bit String (Downward)5B•1B

Operation

bdst ← ~bsrc ⊕ bdst

Description

The bit-wise XOR of the complemented source bit string and the destination bit string is stored in the destination bit string. Specifying the direction of the operation allows the correct result to be computed when bit strings overlap.

To minimize the interrupt latency time, the XORNBS instruction allows the service of interrupts and faults following the completion of a bus cycle. After servicing the interrupt or correction of the fault condition, instruction execution continues from the point of interruption.

During the execution of the XORNBS instruction, registers R28 and R27 contain pointers to the bytes within the source and destination bit strings to be processed next. Following the execution of the instruction, R28 contains the address of the byte containing the final bit of the source bit string while R27 contains the address of the byte containing the final bit of the destination bit string.

Condition Codes

CY	OV	S	Z
_	_	_	_

CY Unchanged OV Unchanged S Unchanged Z Unchanged

Instruction Format

Format VIIb

Addressing Modes

Addressing Mode	bsrc	blen	bdst
Rn	Х	0	Х
@[Rn }	0	-	0
@[Rn+]	0	-	0
@[-Rn]	0	-	0
offset@[Rn/PC]	0	_	0
@[disp [Rn/PC]]	0	_	0
offset@[disp [Rn/PC]]	0	-	0
@/addr	0	-	0
@[/addr]	0	-	0
Rx@[Rn]	. 0	_	0
Rx@[Rn/PC]	0	_	0
Rx@[disp [Rn/PC]]	0	-	0
Rx@/addr	0	-	0
Rx@[/addr]	0	-	0
Immediate.Quick	X	_	Х
Immediate	×	0	X

X Illegal Addressing Mode

- Unavailable Addressing Mode

Exceptions

Section 8 Interrupts and Exceptions

This section describes the interrupt and exception handling capabilities of the µPD70616 microprocessor.

An interrupt is an event which occurs asynchronously to the operation of the μ PD70616 while an exception is an event which occurs as a direct result of program execution. When an interrupt or exception is recognized, the program is suspended and control is transferred to an interrupt or exception handler. Processing of interrupts and exceptions is similar but differ slightly in the operation of the interrupt enable flag and the stack pointer used during interrupt or exception processing.


Reset is a special type of exception. When reset occurs, all processor activity is stopped and the processor is initialized to the reset state.

System Base Table

When an interrupt or exception is recognized, the SBT (System Base Table) is used to locate the appropriate vector. The SBT consists of 256 entries each containing a vector to an interrupt or exception handler. An SBT entry consists of a 32-bit virtual address in the virtual address mode. In the physical address mode, an SBT entry consists of a 24-bit physical address with the high order eight bits being ignored by the $\mu PD70616$.

The SBT is located in the memory address space aligned on a page (4KB) boundary by the SBR (System Base Register). The first 64 SBT entries (0–63) are reserved for use by μ PD70616 interrupts and exceptions. The remaining 192 entries (64–255) are available in user applications as maskable interrupt vectors.

Figure 8-1. System Base Table Entry



The starting address of an interrupt/exception handler must be aligned on a word boundary.

offset vector +1020 255 Application Interrupt Vectors (Maskable Interrupts) +256 64 Software Trap 15 +252 63 Software Trap 14 +248 62 Software Trap 13 +244 61 +240 Software Trap 12 60 Software Trap 11 +236 59 Software Trap 10 +232 58 57 Software Trap 9 +228 Software Trap 8 +224 56 Software Trap 7 +220 55 Software Trap 6 +216 54 Software Trap 5 +212 53 Software Trap 4 +208 52 Software Trap 3 +204 51 50 Software Trap 2 +200 Software Trap 1 +196 49 Software Trap 0 +192 48 47 +188 RFU +132 33 Emulation Mode Exception +128 32 RFU +124 31 RFU +120 30 29 Asynchronous Task Trap +116 28 Asynchronous System Trap +112 Change to Execution Level 3 +108 27 26 Change to Execution Level 2 +104 25 Change to Execution Level 1 +100 Change to Execution Level 0 +96 24 Decimal Arithmetic Exception +92 23 Floating Point Arithmetic Exception +88 22 Integer Arithmetic Exception +84 21 Illegal Data Field Exception +80 20 Illegal Addressing Mode Exception +76 19 Reserved Addressing Mode Exception 18 +72 Privileged Instruction Exception +68 17 Reserved Opcode Exception +64 16 15 RFU +60 Address Trap +56 14 Instruction Breakpoint Exception +52 13 Instruction Trace Exception +48 12 Address Translation Exception +44 11 +40 Memory Protection Exception 10 Page Not Present Exception +36 9 Area Not Present Exception +32 8 7 Stack Invalid Exception +28 RFU +24 6 RFU +20 5 System Fault +16 4 Serious System Fault +12 3 Non-Maskable Interrupt +8 2 +4 Bus Freeze RFU 0 System Base Register (SBR)

Figure 8-2. System Base Table (SBT)

Interrupt and Exception Processing


When an interrupt or exception is recognized, the following actions are performed and control is transferred to the specified interrupt/exception handler.

- (i) PSW.EL ← 00 (Note 1)
- (ii) PSW.IE flag modification
 - interrupt.......PSW.IE ← 0 (maskable interrupts disabled)
 - exception......PSW.IE unchanged (Note 2)
- (iii) PSW.TE ← 0
 - $PSW.TP \leftarrow 0$
 - PSW.AE ← 0
- (iv) PSW.EM ← 0 (native mode)
- (v) PSW.ASA ← 1 (Note 3)
- (vi) temp ← SBT[vector]
- (vii) interrupt/exception information is stored on the stack
 - interrupt...... IS (iInterrupt stack)
 - exception.....L0SP (Note 4)
- (viii) PC ← temp


The contents of the stack following an interrupt or exception is shown in Figure 8-5.

Figure 8-3. Interrupt/Exception Stack Format

Interrupt



Exception



The parameter count indicates the number of bytes of exception information in addition to the PC and PSW in the exception data. It is used by exception handlers to determine the number of bytes to discard from the stack following the processing of the exception.

Note 1 If the exception is caused by the CHLVL instruction or an Asynchronous Task Trap then the specified execution level is set.

Note 2 Bus error and level stack invalid exceptions will disable maskable interrupts.

Note 3 If an ATT (Asynchronous Task Trap) occurs then Asynchronous System Trap is enabled.

Note 4 If the previous stack was the interrupt stack then the IS is continued to be used.

The value of the PC placed on the stack varies depending on the type of exception as follows:

- An exception during the execution of an instruction stacks the PC of the instruction causing the exception (Current PC).
- An exception following the execution of an instruction stacks the PC of the instruction immediately following the instruction which caused the exception (Next PC).

Interrupts

Interrupts are requests for service from external devices and include the fault interrupt, non-maskable and maskable interrupt input signals. Following the acknowledgement of an interrupt, the PC and PSW are saved on the interrupt stack and program control is transferred to the predesignated or supplied vector at execution level 0.

(i) Fault Interrupt

The fault interrupt is used in systems employing functional redundancy monitoring (FRM). If a fault interrupt is detected, the μ PD70616 enters the halt state and the address and data buses are placed in the high impedance mode. Actual processing of the fault interrupt is delayed until after the fault interrupt input is negated.

During the processing of a fault interrupt, non-maskable interrupts are disabled.

(ii) Non-Maskable Interrupt (NMI)

Non-maskable interrupts are used to signal the occurrence of catastrophic events such as a loss of power. Non-maskable interrupts cannot be masked by software.

Another non-maskable interrupt will not be acknowledged until the processing of the first NMI completes and the RETIS instruction is executed.

(iii) Maskable Interrupt (MI)

Maskable interrupt requests are generated by an external interrupt controller. A privileged program can control the recognition of maskable interrupts by the means of the IE (Interrupt Enable) bit in the PSW register.

Following the occurrence of a maskable interrupt, further maskable interrupts will be disabled until the PSW.IE is again set.

Exceptions

Exceptions are divided into the following categories:

- Serious System Exceptions
- System Exceptions
- Stack Invalid Exceptions
- Memory Management Exceptions
- Software Debug Exceptions
- Instruction Exceptions
- Arithmetic Exceptions
- Change Execution Level
- Asynchronous Traps
- Emulation Mode Exceptions
- Software Traps

A list of the possible μPD70616 exceptions and their associated exception stack formats can be found in Table 8–1

μPD70616 Exception Processing

The complete set of exception conditions are described below. For each possible exception, a short summary of the exception and the control flow for correcting and recovering from the exception is presented.

Serious System Faults

Serious system faults are potentially catastrophic events such as a bus error. When a serious system fault is detected, the exception information is pushed onto the interrupt stack and control is transferred to the serious system fault exception handler.

Bus Error

A bus error indicates that a memory or I/O bus cycle has failed and that external hardware is unable to correct the fault.

In the case of a bus error, the exception address stored on the stack is the physical address that generated the exception. Both maskable and non-maskable interrupts are disabled during the execution of the bus error exception handler until the RETIS instruction is executed.

When a bus error involves the interrupt stack or a second bus error occurs during the processing of the initial bus error, the situation is deemed unrecoverable and the processor will halt.

System Faults

System faults are exceptions which occur as a result of external events. When a system fault occurs, the exception information is pushed on the interrupt stack and control is transferred to the system fault exception handler.

Invalid Interrupt

An invalid interrupt exception occurs when an external interrupt controller supplies a system base table vector in the range of 0 to 63. These interrupt/exception vectors are reserved for system use and attempted use will result in an exception.

Stack Invalid Exceptions

It is necessary to avoid additional exceptions during the processing of an exception. Exceptions involving the level 0 stack and double exceptions are included in this category.

· Level 0 Stack Invalid

A level 0 stack invalid exception occurs when a memory management exception is generated when attempting to access the level 0 stack. Because other exceptions normally use the level 0 stack during exception processing, this exception must be handled differently.

When a level 0 stack invalid exception occurs, the stack is switched to the interrupt stack and the level 0 stack invalid exception handler is entered to process the exception.

Double Exceptions

When an exception occurs, the stack is switched to the level 0 stack (or other stack in the case of an asynchronous task trap or change execution level exception) and the exception information is saved. A double exception occurs if another exception is encountered while saving the exception information from the first exception on the stack.

When a double exception occurs, the stack is changed to the interrupt stack and the double exception information is stored together with the information from the first exception. The exception handler must then make the stack accessible and copy the first exception information from the interrupt stack to the invalid stack. The RETIS instruction will automatically transfer control to the first exception handler since the return address in exception frame contains the entry point of the first exception handler.

A bus error during the exception information saving will be processed as a bus error and the first exception disregarded.

Memory Management Exceptions

Memory management exceptions are divided into three separate types. Not present exceptions occur when a needed address translation table is not present in memory and must be brought in from secondary storage. Protection exceptions are detected when an instruction attempts to access a location without first having established the proper permissions. Translation exceptions occur when an invalid or out of range translation table entry is referenced during the address translation process.

Memory management exception handlers have the option of restarting the faulted instruction or terminating the task if the fault cannot be corrected.

- · Area Not Present
- · Page Not Present

These exceptions occur if the area table entry or page table entry has a cleared P (Present) bit. The exception handler must read in the area or the page from secondary storage and restart the instruction by executing the RETIS instruction.

- · Read Access Violation
- · Write Access Violation
- · Read/Write Access Violation
- Execute Access Violation
- I/O Access Violation

Access violations occur when the faulted instruction does not have the proper permissions to complete the access. Read, write and execute permissions are checked at both the area and page levels and an access violation will occur if:

The present execution level is less than the specified ATE access level for the access.

• The page level permission for the access type is disabled.

An I/O access violation will occur if an access crosses a page boundary and the pages are mapped in different address spaces.

The exception handler processes protection faults by aborting the task or changing the access permissions and restarting the instruction.

- Invalid Section
- · Section Length Violation
- Invalid Area
- · Area Length Violation
- Invalid Page

Invalid translation faults occur when a section, area or page is marked as not valid. In addition to the validity check, a length check is made on sections and areas to determine if the access exceeds the defined length of the section or area.

The ATBR (Area Table Base Register) and the area table entries and page table entries all contain a V (Valid) bit which the memory management unit uses to determine if the translation is valid. The ATLR (Area Table Length Register) and ATE also contain a length parameter that defines the total size of the section or area. These entries are used to determine if an access beyond the defined region would take place.

The exception handler must either abort the task or allocate additional memory resources and restart the instruction.

Instruction Exceptions

Instruction exceptions involve improper use of an instruction, operand or addressing mode. The exception handler is responsible for analyzing the cause of the fault and either aborting the task or emulating the instruction.

Instruction exception are detected before the instruction executes and the exception information contains the PC of the instruction causing the fault.

Reserved Opcode

Reserved opcode exceptions occur when an attempt is made to execute an opcode which is not assigned a valid instruction.

These opcodes are reserved for future instruction set extensions.

Reserved Addressing Mode

Reserved opcode exceptions occur when an attempt is made to use a reserved addressing mode.

These addressing mode encodings are reserved for future extensions to the addressing modes.

Illegal Instruction Format

If an instruction encoding cannot be decoded into one of the seven instruction formats, an illegal instruction format exception will occur.

Illegal Addressing Mode

An illegal addressing mode exception occurs when a valid addressing mode is used improperly. An example of an illegal addressing mode exception is an attempt to use an immediate addressing mode as the destination operand in an instruction.

Privileged Instruction

A privileged instruction exception will occur if an attempt is made to execute a privileged instruction at an execution level other than level 0.

· Illegal Data Field

An illegal data field exception occurs when an error is detected in the size of an operand. For example, the bit field data type can range in length from 0 to 32 bits. Should a length greater than 32 bits be specified, an illegal data field exception will occur.

Arithmetic Exceptions

Arithmetic exceptions occur as a result of arithmetic operations. Three different classes of exceptions are supported for each of the integer, floating point and decimal data types.

Integer Exceptions

Integer Zero Divide

A zero divide exception occurs when a divisor of zero is used in a divide or remainder instruction. A zero divide exception sets the PSW.OV flag and leaves the destination unmodified.

Integer Overflow

Integer overflow occurs when the result of an operation cannot be expressed in the precision of the destination. An integer overflow exception is caused by executing the BRKV instruction with the PSW.OV flag set.

Floating Point Exceptions

· Floating Point Zero Divide

A floating point zero divide exception occurs when zero is used as divisor, except in the of case of 0 + 0 which is an invalid floating point operation. The PSW.FZD flag will be set if a zero divide takes place.

Floating point zero divide exceptions are enabled by the TKCW.FZT bit. If this bit is set, then the exception will occur immediately and the destination will remain unchanged. If zero divide exceptions are disabled, an infinite result will be placed in the destination operand and program execution will continue.

- Floating Point Overflow
- · Floating Point Underflow

Floating point overflow and underflow exceptions occur when the destination operand is incapable of representing the magnitude of a floating point result.

When floating point overflow occurs, the PSW.FOV flag is set. An overflow exception will occur immediately if the TKCW.FOT bit is set or will be delayed and an infinite result will be placed in the destination operand.

When floating point underflow occurs, the PSW.FUD flag is set. An underflow exception will occur immediately if the TKCW.FUT bit is set or will be delayed and a denormal result will be placed in the destination operand.

When exceptions are enabled, the overflow/underflow condition will result in an immediate exception. If the exception occurs as a result of a arithmetic operation, a corrected exponent is stored in the destination operand. Overflow/underflow exceptions caused by a data type conversion instruction will leave the destination operand unchanged.

	Short Reals	Long Reals
Overflow	-192	-1536
Underflow	+192	+1536
		M-262

Floating Point Precision

A floating point precision exception occurs when the result of an arithmetic or data type conversion operation cannot be exactly expressed in the precision of the destination operand and must be rounded.

When a precision exception occurs, the PSW.FPR bit is set and the exception will occur if the TKCW.FPT bit is set. The rounded result will stored in the destination operand regardless of the state of the TKCW.FPT flag.

Invalid Floating Point Operation

An invalid floating operation exception will occur if one of the following operations is attempted:

0 + 0 normal + denormal denormal + denormal

The PSW.FIV flag will be set as a result of an invalid operation. If the exception is enabled, the destination operand remains unchanged. If disabled, a QuietNaN is stored in the destination and execution continues.

· Reserved Floating Point Operand

A reserved floating point operand exception occurs when a NaN or infinity is used as the operand in an instruction. The destination operand is unchanged as a result of this exception.

Decimal Exceptions

Decimal Format

A decimal format exception occurs when the result of a decimal arithmetic operation or data type conversion is not a valid BCD representation.

Software Debug Exceptions

Instruction Trace

When enabled, instruction trace exceptions occur following the execution of each instruction. Because of the possibility of multiple exceptions and the subsequent restart of an instruction, the TE (Trace Enable) flag is supplemented by the TP (Trace Pending) flag.

Prior to entering the exception handler, both the PSW.TE and PSW.TP fields are cleared.

Instruction Breakpoint

An instruction breakpoint exception occurs when the BRK instruction is executed.

The PC image in the exception information contains the address of the instruction breakpoint. This allows the exception handler to restart the instruction following the removal of the breakpoint.

Address Trap

An address trap occurs when an access occurs that meets the trap conditions in either of the two address trap registers and address traps are enabled in the PSW. Address traps are controlled by the following registers:

- TRMOD-----access typesADTR-----trap base address
- ADTMR———trap address range

The AE (Address Trap Enable) flag in the PSW is cleared before entering any interrupt or exception handler. The exception handler can determine which address trap occurred by examination of the address trap exception code.




Figure 8-4 Exception Detection Sequence

Change Execution Level Exceptions

The change execution level exceptions are provided to allow unprivileged tasks access to system functions and devices in a controlled manner.

- Change to Execution Level 0
- Change to Execution Level 1
- Change to Execution Level 2
- Change to Execution Level 3

The stack is switched to the execution level specified in the instruction and the exception information is saved. The second operand of the instruction is zero extended to word length and used as the exception parameter.

Asynchronous Traps

Asynchronous traps are used to notify the system or a task of the occurrence of an important event. Asynchronous traps are important in the design of operating systems because the trap can be immediate or may be delayed until a specified execution level is reached. Two types of asynchronous traps are supported. The AST (Asynchronous System Trap) is used to inform the operating system of an event while the ATT (Asynchronous Task Trap) is used to inform a task of an event.

Asynchronous traps are detected by the RETIS/RETIU instructions. During the execution of these instructions, the SYCW.AST and TKCW.ATT fields are compared with the execution level of the destination. If the new execution level is greater or equal to the AST/ATT level the asynchronous trap will occur.

Asynchronous system and task traps operate similarly but differ slightly in the execution level of the trap handler.

Trap	Execution level after the trap	
AST	level 0	
ATT	level determined by the ATT	
		86.254

JOYAL O A ST/ATT

AST/ATT Level

U	U	Ulevel U AS I/A I I
0	0	1level 1 AST/ATT
0	1	0level 2 AST/ATT
0	1	1level 3 AST/ATT
1	0	0AST/ATT disabled
1	0	1AST/ATT disabled
1	1	0AST/ATT disabled
1	1	1AST/ATT disabled

Asynchronous System Trap

The AST (Asynchronous System Trap) is a means of informing the operating system of events. When an interrupt or exception occurs, it is desirable to minimize the time that interrupts are disabled. The exception handler need only set the AST level to the user level and exit. When control is return to the user level the AST will occur and the operating system entered. This technique simplifies the software interface between interrupt/exception handlers and the operating system.

Following the detection of an AST, the execution level is changed to level 0 and control is transferred to the AST handler.

An asynchronous system trap will be disregarded while the PSW.ASA field indicates an earlier AST is being serviced.

Asynchronous Task Trap

The ATT (Asynchronous Task Trap) is a means for entering user trap handlers. Because user trap handlers cannot be allowed to execute at level 0, the ATT is a means to permit task specific trap handlers to execute at non-privileged execution levels. Applications of asynchronous task traps include activation of task exception handlers or task termination processing.

Following the detection of an ATT, the execution level is changed to the level specified by the TKCW.ATT field and control is transferred to the ATT handler.

During context switching, the ATT is stored as part of the task context in the TCB by the STTASK instruction and loaded from the TCB by the LDTASK instruction.

Asynchronous task traps are disregarded when:

- an AST and ATT occur simultaneously,
- the PSW.ASA field indicates an AST is being serviced,
- the PSW.ATA field indicates an ATT is being serviced.

Emulation Mode Exceptions

Emulation mode exceptions are exceptions which occur during the execution of emulation mode programs. Following the detection of an exception, the emulation mode PC is pushed on the stack and native mode is enabled to process the exception. The exception handler must examine the exception parameter and determine the correct method of emulation for each instance.

Emulation Mode Privileged Instruction

The emulation mode system instructions listed below have been made privileged to allow operation in a protected environment:

```
IN*, OUT*, INM, OUTM, HALT
BRK. RETI. POP PSW*. EI. DI
```

The PC stored with the exception information is the address of the byte immediately following the first byte of the instruction causing the exception.

· Emulation Mode Reserved Opcode

This exception occurs if a reserved but unimplemented opcode is attempted to be executed. Included in the list of reserved opcodes is the BRKEM (Break for Emulation) instruction.

The PC stored with the exception information is the address of the byte immediately following the first byte of the instruction causing the exception.

Emulation Mode Zero Divide

A zero divide exception has occurred in emulation mode.

The PC stored with the exception information is the address of the next instruction.

^{*}Conditionally trapped, see Section 10 for details.

Emulation Mode Single Step Trap

This exception occurs when an instruction executes and modifies the emulation mode PSW2.BRK flag.

The PSW2 BRK flag has no effect on single step and the native mode PSW.TE flag must be used to single step emulation mode programs.

Emulation Mode Overflow

This exception occurs when the emulation mode BRKV instruction is executed with the PSW2.OV flag set.

Emulation Mode Index

This exception occurs when the emulation mode CHKIND (Check Index) instruction is executed and the array index is found to be out of range.

• Emulation Mode Coprocessor Not Present

This exception occurs if an FPO1 or FPO2 instruction is executed and an external coprocessor is not connected.

Software Traps


Software traps are an implementation dependent method of implementing user traps.

• Software Trap 0 - 15


When the condition field in a TRAP instruction and the PSW is satisfied, the specified software trap will occur.

Interrupt/Exception Stack Formats

Figure 8-5. μ PD70616 Interrupt/Exceptions (the @ symbol indicates a pointer value)



Level 0 Stack Invalid -- Abort / Retry ---Interrupts Disabled Level 0 Stack Invalid +12 **Exception Address** Single Exception +8 **Exception Code** 8 +4 **PSW** PC (Current PC) 0 Double Exception +16 First Exception Information +12 **Exception Address** +8 **Exception Code** 8 **PSW** +4 0 @ First Exception Handler Memory Management Exceptions ---- Rerty / Abort :---Area Not Present Exception #8 +12 **Exception Address** #9 Page Not Present Exception Memory Management Exceptions **Exception Code** +8 VO Access Violation **PSW** +4 Read Access Violation Write Access Violation 0 PC (Current PC) #11 Address Translation Exceptions Invalid Section Section Length Violation Invalid Area Area Length Violation Invalid Page



Arithmetic Exceptions - Abort / Continue === #21 Integer Exceptions +12 PC (Current PC) Zero Divide Overflow +8 **Exception Code** 8 Floating Point Exceptions #22 **PSW** Zero Divide Overflow 0 PC (Next PC) Underflow Precision Invalid Floating Point Operation Reserved Floating Point Operand #23 Decimal Exceptions **Decimal Format** Change Execution Level Exceptions -- Continue --#24 Change to Execution Level 0 +12 Parameter #25 Change to Execution Level 1 #26 Change to Execution Level 2 +8 **Exception Code** 8 #27 Change to Execution Level 3 **PSW** 0 PC (Next PC) Asynchronous Traps - Continue -#28 Asynchronous System Trap **Exception Code** +8 4 #29 Asynchronous Task Trap **PSW** 0 PC (Next PC) == Abort / Continue == **Emulation Mode Exceptions** #32 Emulation Mode Exceptions +12 PC (Current PC) Privileged Instruction Reserved Opcode +8 **Exception Code** 8 Zero Divide **PSW** Single Step Trap Overflow 0 PC (Next PC) Array Bounds **CP Not Present**

Software Traps	== Continue ==		
#48-63 Software Traps	+8 [Exception Code	4
	+4	PSW	!
	0	PC (Next	PC)
	•		86-250

Exception Codes

Table 8-1. μ PD70616 Exception Codes

Code	Serious System Exceptions		Code	Software Debug Exceptions
0301 0303 0305 0309 030B 0311	string data write bus error fixed length data write bus erro translation table write bus error string I/O write bus error fixed length I/O write bus error string data read bus error	or	0C00 0D00 0E01 0E02 0E03	instruction trace instruction breakpoint address trap 0 address trap 1 address traps 0 and 1
0313	fixed length data read bus erro			Instruction Exceptions
0314 0315 0317 0319 031B 031E	system base table read bus en translation table read bus error instruction fetch bus error string I/O read bus error fixed length I/O read bus error interrupt vector read bus error	or ·	1000 1100 1200 1300 1301 1400	reserved instruction privileged instruction reserved address mode illegal addressing mode illegal instruction format illegal data field
	System Exceptions	3		Arithmetic Exceptions
0400	illegal interrupt		1500	integer zero divide
0700 0701 0702 0703 0704 0705	Stack Invalid Exception area not present page not present I/O access violation read access violation write access violation read/write access violation	level 0 stack invalid	1501 1601 1602 1604 1608 1610 1680 1780	integer overflow floating point precision floating point underflow floating point overflow floating point zero divide invalid floating point operation reserved floating point operand decimal format exception
0707	invalid section section length violation			Change Execution Level Exceptions
0709 070A 070B 0780 0781	invalid area area length violation invalid page area not present page not present		1800 1900 1A00 1B00	change to execution level 0 change to execution level 1 change to execution level 2 change to execution level 3
0782	I/O access violation read access violation			Asynchronous Traps
0784 0785 0787	write access violation read/write access violation invalid section	double exception	1C00 1D00	asynchronous system trap asynchronous task trap
0788	section length violation			Emulation Mode Exceptions
0789 078A 078B	invalid area area length violation invalid page		2000 2001 2002	emulation mode privileged instruction emulation mode reserved instruction emulation mode zero divide
	Memory Management Exc	eptions	2003 2004	emulation mode single step trap emulation mode overflow
0800 0901 0A02	area not present page not present I/O access violation		2005 2006	emulation mode index emulation mode coprocessor not present
0A03	read access violation			Software Traps
0A04 0A05 0A06 0B07 0B08	write access violation read/write access violation execute access violation invalid section section length violation		3000 3100 3200	software trap 0 software trap 1 software trap 2
0B09 0B0A 0B0B	invalid area area length violation invalid page		3F00	software trap 15

Reset

The μ PD70616 is reset when the RESET input pin is asserted. When reset occurs, internal registers and bus interface are initialized and enter the reset state. Following the negation of RESET, the μ PD70616 will begin program execution at address 0FFFFFF0H.

Following reset, the processor is in the physical address mode using the native mode instruction set. The program execution level is set to level 0 using the interrupt stack and maskable interrupts are disabled. The internal state following reset is shown in Figure 8–6.

Figure 8-6. µPD70616 Reset State

Register	Contents
PC	FFFFFF0H
PSW	1000000H
R0 – R31	Undefined
LOSP – L3SP, ISP	Undefined
SYCW	0000070H
TKCW	0000E000H
SBR	00000000Н
TR	Undefined
ATBRO – ATBR3	Invalid
ATLR0 – ATLR3	Undefined
ADTR0/1, ADTMR0/1, TRMOD	Undefined
PSW2	0000F002H

Interrupt/Exception Nesting

Multiple interrupts and exceptions can occur simultaneously. In the event of multiple exceptions or interrupts, the μ PD70616 assigns each a priority and nests the exception information on the stack according to the priorities of each interrupt or exception.

In general, when nesting multiple exceptions, the exception stack frames are pushed onto the stack in order of increasing priority while the processing of the exceptions will occur in order of decreasing priority. When stacking multiple exception information, the first PC pushed on the stack is a pointer to the current or next instruction. Subsequent PC images are pointers to the exception handlers to be executed in order of their priority.

There are some cases which are handled slightly differently than described above:

- If a reset, bus freeze or serious system exception occurs, all other interrupts and exceptions are ignored. Reset is the highest priority event and takes precedence over all other interrupts and exceptions.
- If a maskable and non-maskable interrupt occur simultaneously, only the non-maskable interrupt will be recognized. The servicing of the maskable interrupt condition will delay until the completion of the nonmaskable interrupt handler.
- An address trap will be ignored if it occurs in conjunction with an exception that will restart instruction execution.
- An instruction trace exception will be ignored if it occurs in conjunction with an exception that will restart
 instruction execution. The instruction trace exception frame is not stored and the PSW field in the other
 exception frame will have the TP (Trace Pending) bit cleared, preventing an instruction trace exception
 from occurring when the instruction is restarted.
- Memory management exceptions are not nested with other exceptions. If a memory management
 exception or address trap occurs simultaneously with a maskable interrupt, it will be ignored and the
 instruction later restarted.

Table 8–2 is a complete list of the combinations of simultaneous interrupts and exceptions. In this table, interrupts and exceptions are listed across the top and down in order of increasing priority. The action taken in the case of two or more simultaneous interrupts or exceptions can be determined by finding the first exception in the top row and reading down until the column intersects the desired interrupt/exception.

For example, in the case of the instruction trace exception, an arithmetic exception, address trap, maskable and non-maskable interrupt will all be recognized and serviced in order of priority. If an instruction/memory management exception or a serious system fault, bus freeze or reset interrupt occur, the instruction trace exception will be ignored.

Increasing Priority

Table 8-2. Multiple Interrupt/Exception Processing

- Increasing Priority --S E R Interrupt/Exception M M RESET ARIT N S T D M FREZ Ε Possible T Simultaneous Ĥ R Interrupts/Exceptions SINGLE 0 • 0 0 0 • • **ARITH** 0 0 0 **INSTR** * 0 0 • • • 0 0 **MME** * 0 • • AD-TR O 0 • • MI . • • • • **NMI** • **SERI BFREZ**

TRACE....Instruction Trace Exception

ARITH.....Arithmetic Exception, Change Level Exception, Asynchronous Trap, Emulation Mode Exception, Software Trap

INSTR..... Instruction Exception, Instruction Breakpoint Exception

MME..... Memory Management Exception

AD-TR.....Address Trap

Ml......Maskable Interrupt, Illegal Interrupt

NMI...... Non-Maskable Interrupt

SERI...... Serious System Exception

BFREZ....Bus Freeze Interrupt

RESET....Reset


O......Both exceptions are recognized and are serviced in order of priority.

- •.....The higher priority interrupt/exception is serviced and the lower priority exception is ignored.
- The occurrence of both exceptions is not possible.

*.....The lower priority exception is serviced and the higher priority exception is ignored.

Specific examples of interrupt/exception nesting are shown below:

Figure 8-7 Simultaneous Instruction Trace, Arithmetic and Non-Maskable Interrupt Exception Processing



This example shows the operation of the priority selection logic in servicing simultaneous interrupts and exceptions.

- The first action taken is to push the arithmetic exception frame on the level 0 stack. Because an instruction trace exception also occurred, the PSW image will have the TP bit set. The TE and TP fields in the PSW are then cleared during exception processing.
- Next the stack is switched to the interrupt stack for the storage of the interrupt frame. The PC image in the interrupt frame is the entry point of the arithmetic exception handler which is scheduled to be serviced next following the completion of the maskable interrupt handler. The PSW.IE field is cleared to disable further maskable interrupts.
- 3. When the maskable interrupt handler terminates, the RETIS instruction pops the interrupt frame from the interrupt stack and transfers control to the arithmetic exception handler.
- 4. The arithmetic exception handler is now using the execution level 0 stack. When the exception condition has been corrected, the arithmetic exception handler executes an RETIS instruction. The instruction trace handler is then entered since the PSW.TP field is set.




Figure 8-8 Simultaneous Instruction Trace and Page Not Present Exception Processing

This example demonstrates the restart of an instruction following a page not present exception and delay of the instruction trace exception.

- 1. When an exception requiring the restart of the instruction and an instruction trace exception occur simultaneously, the instruction trace exception is ignored. The memory management exception frame is pushed on the level 0 stack with the TP field in the PSW field cleared and the PC image pointing to the first byte of the instruction. Program control is then transferred to the memory management exception handler.
- 2. When the page has been brought back into physical memory, the handler executes an RETIS instruction. The restored PC returns program control to the faulted instruction and because the PSW.TP flag is clear, no instruction trace exception will occur.




Figure 8-9 Simultaneous Page Not Present and Maskable Interrupt Exception Processing

This example shows how the memory management exception is ignored if a simultaneous maskable interrupt occurs.

- 1. When a page not present exception and a maskable interrupt occur simultaneously, the memory management exception is ignored and only the maskable interrupt is serviced. The maskable interrupt frame is pushed on the interrupt stack with the TP field of the PSW cleared. Control is then transferred to the maskable interrupt handler with further maskable interrupts disabled.
- 2. The maskable interrupt handler terminates by executing a RETIS instruction, the restored PC and PSW.TP indicate to restart the instruction that originally caused the page not present exception. The re-execution of the instruction will again generate a page not present exception which will be processed as normal memory management exception.




Figure 8-10 Simultaneous Arithmetic Exception, Maskable and Non-Maskable Interrupt Processing

The final example demonstrates the occurrence of a simultaneous arithmetic exception with both maskable and non-maskable interrupts.

- 1. The exception processing begins by stacking the arithmetic exception frame on the level 0 stack.
- 2. Next, when maskable and non-maskable interrupts occur simultaneously, the maskable interrupt is ignored and the non-maskable interrupt stack frame is is pushed on the interrupt stack and the NMI handler is entered. The return PC on the stack contains the entry point of the arithmetic exception handler. During the processing of the non-maskable interrupt, maskable interrupts and additional non-maskable interrupts are disable.
- 3. When the NMI handler terminates, an RETIS instruction is executed. However, rather than popping the exception frame from the interrupt stack and entering the arithmetic exception handler, program control is vectored immediately to the specified maskable interrupt handler.
- 4. When the maskable interrupt handler terminates, the restored PC transfers control to the arithmetic exception handler. Following the correction of the exception condition, control is returned to the original program.

Interrupt/Exception Stacks

The active stack is determined by the contents of the EL (Execution Level) and IS (Interrupt Stack) fields in the PSW register as shown below:

EL	IS	Selected Stack
00 00 01 10 11	1 0 0 0	Interrupt Stack (ISP) Level 0 Stack (L0SP) Level 1 Stack (L1SP) Level 2 Stack (L2SP) Level 3 Stack (L3SP)
	0	' '

A program always sees only a single stack pointer regardless of the execution level. The PSW.EL and PSW.IS fields identify the active stack pointer (SP) and the contents of the active SP point to the top of stack (TOS) element on the active stack.

The cache of five stack pointer registers (L0SP-L3SP, ISP) are independent of the user SP (R31). The user stack is switched whenever the execution level changes due to an interrupt or exception. Before changing stacks, the contents of the SP register are saved back in the contents of the corresponding stack pointer register. Because the SP is updated by any instruction affecting R31, the contents of the SP and the associated stack pointer register can differ during the execution of a program.

Notes

It is possible for the active stack to become invalid due to a memory management exception. the occurrence of this condition is described below:

(1) Level 1 / 2 / 3 Stacks Invalid

If the level 1/2/3 stack becomes invalid, an exception is generated and the execution level changes to level 0 and the level 0 stack becomes the active stack. Following the correction of the exception condition the original stack is restored.

If the stack invalid exception occurs during the stacking of exception information from an asynchronous task trap or change level exception, a double stack exception will occur.

(2) Level 0 Stack Invalid

If the level 0 stack is invalid, a level 0 stack invalid exception is generated and the interrupt stack (ISP) becomes the active stack.

(3) Interrupt Stack Invalid

If the interrupt stack is found to be invalid, the μ PD70616 will halt until reset. For this reason, the interrupt stack must remain present.

Section 9 Software Debug Support

This section describes the software debug facilities of the μ PD70616 microprocessor. The size and complexity of 32-bit systems demands that on-chip hardware contribute to the problem of debugging complex application and system software. The on-chip software debug support offered by the μ PD70616 aids in quickly identifying the errant sections of a program without spending hours over listings and real-time traces.

Three separate software debug tools covering a wide range of debug strategies are supported:

- · instruction trace
- · instruction breakpoints
- address traps

Instruction trace is used to slowly execute a program to permit close observation of its behavior. Following the execution of each instruction, the program is interrupted and the instruction trace exception handler is entered. Because of the coupling to the μ PD70616 instruction set, instruction trace is frequently used to observe and debug programs at the assembly language level.

Often millions of instructions must be executed to reach the point of interest in a program and single stepping through each instruction is obviously inadequate. Instruction breakpoints allow real-time execution up to a special instruction and then cause an exception, allowing the breakpoint handler to regain control of the system and display the program state.

Both instruction trace and instruction breakpoints address the problems of debugging the instruction stream but are no help in debugging a section of ROM code or identifying wayward data write operations that can potentially destroy programs. To aid in the debug of these situations, a new type of hardware debug support known as address trapping is required. Address traps are the most flexible debugging tool since they combine an address along with an access type, permitting the hardware to distinguish between read, write and execute accesses anywhere within the virtual address space and to trap only those accesses which meet the specified trap conditions.

The level of on-chip hardware support for these three debug operations has been hitherto unavailable on any 8-, 16- or 32-bit microprocessor. This high level of software debug support allows a software debugging tool to perform many of the tasks previously relegated to expensive in-circuit emulators. The end result is a powerful, low cost means of designing complex software systems without sacrificing software reliability.

Instruction Trace

Instruction trace (also referred to as single stepping) is a tool used to force an exception following the execution of each instruction. Instruction trace allows a software engineer to observe the execution of a program at the instruction level to locate and correct software errors.

Instruction Trace Control

Instruction trace exceptions are controlled by the TE (Trace Enable) field in the PSW register.

PSW.TE = 0 instruction trace disabled PSW.TE = 1 instruction trace enabled

Because this field in the upper halfword of the PSW, a privileged instruction is required to enable and disable instruction trace.

Instruction Trace Operation

When instruction trace exceptions are enabled, following the execution of each instruction an instruction trace exception occurs. Prior to entry into the instruction trace exception handler, the PC and PSW are pushed onto the level 0 stack and the PSW.TE field is cleared to allow the debugger to analyze program execution. To return back to the target program, the RETIS (Return from Interrupt – System) instruction is used.

Following the occurrence of an instruction trace exception, the level 0 stack contains the following information:

- PC of the next instruction
- exception code (0C00H)
- PSW image
- parameter count

Refer to section 8 for the organization of the level 0 stack following an instruction trace exception.

Instruction Trace Pending

As described in section 8, the existence of an interrupt or exception condition is checked following the execution of each instruction. Because instruction trace is the lowest priority of the many exceptions that can occur, all other higher priority exceptions will be processed ahead of an instruction trace exception.

The other exceptions that can occur can be classified into those which restart or resume instruction execution and those which occur after the execution of the instruction is completed. In the latter case, operation of instruction trace is as described following the correction of the higher priority exception condition. The former case presents a problem since the instruction has yet to execute and it would be incorrect to process the instruction trace exception after the higher priority exception condition was corrected and once again after the instruction completes execution.

The solution to this problem is for the μ PD70616 to keep track of the exception type so to be able to restart the instruction and delay the instruction trace exception until the instruction has completed execution. This is accomplished by the TP (Trace Pending) field in the PSW register.

PSW.TP = 0 no instruction trace pending PSW.TP = 1 instruction trace pending

When the PSW.TP field is cleared, an instruction trace exception is not pending and the instruction is restarted without servicing the instruction trace exception. If the PSW.TP field is set, either no other higher priority exception has occurred or the exception occurred after the execution of the instruction was completed and the instruction trace exception should be honored.

Consider the following examples. Suppose that a program is being debugged with the instruction trace mode enabled and a higher priority exception also occurs.

Case 1 Pre-execution exception

Assume that an instruction makes a memory reference to an non-existent page and causes a page fault. Because the instruction has not executed and must be restarted, the PSW.TP field is cleared prior to being pushed on the stack. After the exception information is placed on the stack, instruction trace is disabled and the memory management exception handler is entered. After the missing page has been brought into physical memory, the faulted instruction is restarted. Because the PSW.TP field is cleared, the instruction trace exception is delayed until the instruction completes execution.

Case 2 Post-execution exception

Assume that an integer overflow exception has occurred. Because the instruction has completed execution, the PSW.TP field is set prior to being pushed on the stack. After the exception information is placed on the stack, instruction trace is disabled and the integer overflow exception handler is entered. When the integer overflow handler is finished and executes a RETIS/RETIU instruction, the restored PSW is checked and because the PSW.TP field is set, an instruction trace exception occurs.

The PSW.TP field is controlled by the μ PD70616 microprogram. When an exception occurs that requires the instruction to restarted or resumed, the TP field in the PSW image pushed onto the stack is cleared and the instruction trace exception is delayed until the instruction completes execution.

UPDPSW.W Instruction

Enable of instruction trace is generally by the RETIS instruction. It is also possible for the privileged UPDPSW.W instruction to modify the PSW.TE field and enable or disable instruction trace under the following circumstances:

- If instruction trace is enabled and a UPDPSW.W instruction executes and clears the PSW.TE field, a final instruction trace exception will occur after the completion of the UPDPSW.W instruction.
- If instruction trace is disabled and the execution of a UPDPSW.W instruction sets the PSW.TE field, the
 instruction trace exception will not occur until after the completion of the instruction following the UPDPSW.W
 instruction.

Instruction Trace Note

A final note on instruction trace operation. If the instruction trace exception handler accidentally enables instruction trace, an endless sequence of instruction trace exceptions can occur. Exercise caution when writing instruction trace exception handlers to avoid this situation.

Breakpoint Traps

The instruction breakpoint facility is used to implement program flow debugging[†]. An instruction breakpoint is set by replacing the first byte of an instruction with the one byte BRK instruction. The program then executes at full speed until the breakpoint is reached and executed causing the breakpoint trap.

Following the occurrence of an breakpoint trap, the level 0 stack contains the following information:

- · PC of the current instruction
- exception code (0D00H)
- PSW image
- · parameter count

Refer to section 8 for the organization of the level 0 stack following a breakpoint trap.

Note that only the first byte of a multi-byte instruction needs to be replaced with the BRK instruction. Subsequent bytes may be left unmodified without causing an exception since the breakpoint trap guarantees the remaining bytes of the instruction never reach the execution unit.

Also a note of caution concerning infinite breakpoint traps. The setting of an instruction breakpoint within the breakpoint exception handler will cause repeated breakpoint traps until some other exception occurs and terminates the sequence of instructions. Exercise caution to avoid this situation.

9-4

TFor example, a high level language debugger can set breakpoint traps at the machine instructions corresponding to each line of the high level language source code.

Address Traps

Address traps are a powerful debugging facility that combine the occurrence of an address (or range of addresses) with one or more access types (read, write, execute) to generate an exception. Address traps differ from instruction trace and breakpoint traps since they operate on data accesses as well as instruction accesses and can span one or more tasks in a multitasking system.

Address Trap Operation

The setup of a µPD70616 address trap is performed as follows:

- address assignment
 Specifies the base address within which address traps will occur. For example, virtual address 10000H can be used as the base address.
- address mask assignment
 This parameter defines the range of addresses from the specified base address that address traps will
 * occur. To trap accesses within the virtual page at address 10000H, the range is set to 4096 bytes.
- access type
 This parameter assigns one or more access types to the range of addresses. For instance, if traps are to occur on write access to the region, write access trapping must be specified.

In the example above, the address trap would be programmed to occur when the following conditions were all satisfied:

- virtual addresses 010000H–010FFFH
- write accesses

The μ PD70616 allows two independent sets (address trap 0 and address trap 1) of address trap specifications to be defined simultaneously. Address trap specifications can be overlapped or use the same or different access types without restriction.

Address Trap Registers

1.0

Address traps are setup and controlled by three types of privileged registers and a field within the PSW register (refer to section 3 for detailed register specifications).

Address Trap Enable (PSW.AE)

The PSW.AE flag is used as a global enable and disable for the address trap logic.

PSW.AE = 0 address traps disabled PSW.AE = 1 address traps enabled

Because the AE flag resides in the privileged upper halfword of the PSW only operating system routines can control the operation of address traps.

Address Trap Registers (ADTR0/ADTR1)
 The two ADTR registers each contain a 32-bit base address used to define a region by the trap logic.
 Register ADTR0 contains the base address for address trap 0 and ADTR1 contains the base address for address trap 1.

9 - 5

Address Trap Mask Registers (ADTMR0/ADTMR1)

The ADTMR registers are used to qualify the ADTR registers to define a range of addresses. Each of these registers contains a 32-bit mask value that identifies the corresponding bits of the ADTR registers as "don't care". ADTMR0 contains the mask value for ADTR0 and ADTMR1 contains the mask value for ADTR1.

A limitation applies to the contents of the ADTMR registers. The low order two bits of these registers must be set in order to operate properly. Failure to heed this restriction will result in UNPREDICTABLE operation.

• Trap Mode Register (TRMOD)

The TRMOD register contains the access type specifiers for each set of ADTR/ADTMR registers. Fields within the TRMOD contain the following flags:

Address Trap 0	 readread access to the address causes an address trap 0 writewrite access to the address causes an address trap 0 executeexecute access to the address causes an address trap 0
Address Trap 1	 readread access to the address causes an address trap 1 writewrite access to the address causes an address trap 1 executeexecute access to the address causes an address trap 1

Each of the above fields is independently assignable allowing trap conditions such as on read/write or read/write/execute access to a region. Address traps 0 and 1 can be disabled by simply selecting the no access condition (i.e., all bits within an access field cleared) in the appropriate field in the TRMOD register.

Address Trap Setup

Setting up for address traps involves programming of the ADTR/ADTMR register pairs, the TRMOD register and enabling address traps in the PSW register. An address trap will occur whenever all of the following conditions have been met:

- 1. PSW.AE = 1 (address traps enabled)
 - 2. any of the TRMOD R/W/E bits are set
 - 3. a programmed access type occurs
 - 4. an address region 'hit' occurs

Address Trap 0


- 2. any of the TRMOD R/W/E bits are set
- 3. a programmed access type occurs
- 4. an address region 'hit' occurs

Address Trap 1

An address 'hit' occurs when the following condition is satisfied:

[AccessAddress and not(AddressMask)] = [TrapAddress and not(AddressMask)]
For example, to trap on accesses within a 128 byte region, an ADTMR is programmed as follows:

Figure 9-1 ADTMR Setup (128 byte region)



Since the low order two bits of the ADTMR registers must be set, the smallest trap region is four bytes (4B) while largest trap region (all ADTMR bits set) is four gigabytes (4GB).

Address Trap Generation

Address traps in the µPD70616 occur when any byte within an address trap region is accessed with a specified access type. The actual occurrence of an address trap is delayed until both the instruction and the access is completed as follows:

- An execute access address trap is delayed until the instruction is executed. Instructions within the address trap region which are prefetched but not executed do not cause address traps.
- A read access address trap occurs after the access to the operand has commenced and the read operation has completed.
- A write access address trap occurs after the access to the operand has commenced and the write operation has completed.

No priority is assigned in the event of address traps detected simultaneously by each set of address trap logic. An address trap handler can detect this condition by examining the exception code placed on the level 0 stack by the processor.

Virtual/Physical Mode Address Traps

Address traps can operate in both the virtual and physical modes of the μPD70616. Address traps in virtual mode μtilize virtual addresses while address traps in physical mode utilize physical addresses.

When operated in the physical mode, the trap address is regarded as a physical address and the high order 8-bits of the ADTMR registers should be set to match the addresses output on the 24-bit address bus. Failure to mask the upper 8-bits will result in UNPREDICTABLE operation.

When virtual mode is enabled, the trap address is regarded as a virtual address. No capability is available for trapping of physical addresses while in the virtual mode.

Address Trap Stack Contents


When the conditions for an address trap are met, information is placed on the level 0 stack and control is transferred to the address trap handler. The following information is placed on the level 0 stack:

- address of the instruction causing the trap (CurrentPC)
- address of the next instruction (NextPC)
- PSW image
- address trap exception code

The CurrentPC is used by the exception handler to analyze the instruction which caused the address trap while the NextPC is used as the return address to continue program execution. After the PSW image is pushed on the stack, the AE field within the PSW is cleared to disable further address traps. The exception code contains information on which set of address trap logic detected the access as shown below:

1.0 9–7 PRELIMINARY INFORMATION

Figure 9-2 Address Trap Exception Code Format



bits 0:15	number	this field contains the number of bytes placed on the stack
bit 16	a	this field contains a flag which indicates if an address trap 0 occurred a = 0 no address trap 0 occurred a = 1 address trap 0 occurred
bit 17	b	this field contains a flag which indicates if an address trap 1 occurred b = 0 no address trap 1 occurred b = 1 address trap 1 occurred
bits 18:23	0	reserved field with each bit cleared
bits 24:31	'0E'H	address trap exception code

Refer to section 8 for details of the level 0 stack contents following an address trap.

Address Trap Notes

The following are notes on the operation of the µPD70616 address trap facilities.

Memory Indirect Addressing Modes

Address traps can occur during the effective address calculation of memory indirect addressing modes. If a memory indirect addressing mode is used and during the effective address calculation the access of the memory resident pointer is within an address trap region with read access enabled, an address trap will occur.

Instruction Trace Operation

It is possible to use the address trap logic to implement a second form of instruction trace. By setting the entire address space as the trap region and selecting the execute access type, an address trap will occur after the execution of each instruction.

Infinite Address Traps

Although further address traps are automatically disabled following entry into the address trap handler, an endless series of address traps can occur if the trap handler re-enables address traps and a memory access meets the programmed trap conditions.

TLBNF Accesses

The address trap logic is disabled during address translation and system base table accesses. The internal $\mu PD70616$ microprogram will ignore these accesses even if address traps are programmed.

Section 10 V20/V30 Emulation Mode

This section describes the operation of the V20/V30 emulation mode. The V20/V30 emulation mode is included in the μ PD70616 in order to allow system designers to take advantage of the large installed base of 16-bit software while simultaneously providing an upgrade path to a high performance 32-bit architecture for new applications.

V20/V30 emulation allows the design of a 32-bit system that is object code compatible with software designed for the μ PD70108/116 microprocessors yet offers higher performance. With the exception of some system level instructions which require software emulation, the entire V20/V30 instruction set is implemented. In addition to the full resources of the V20/V30 microprocessors, other enhancements of the μ PD70616 such as memory management and software debug mechanisms are available for use in developing and porting 16-bit V20/V30 software.

The software used to complete the V20/V30 architecture is called a virtual machine monitor. In addition to providing the software handlers for emulation of privileged instructions and processing of exceptions, the virtual machine monitor is used complete the emulation of the original system environment. System emulation allows programs written for a different system to execute even if it contains references to physical memory and peripheral devices. Trapping of I/O instructions and use of the address trap facilities simplify and aid the design of system emulations.

Virtual and Physical Address Modes

Like μ PD70616 native mode, V20/V30 emulation mode operates in either virtual mode or physical mode depending on the state of the VM flag in the System Control Word (SYCW).

In the physical address mode, the 1MB emulation mode address space is mapped on to the lower 1MB of the 16MB native mode memory address space. Likewise, the V20/V30 64KB I/O address space is mapped into the lower 64K bytes of the μ PD70616 16MB I/O address space. Because there is no address translation in physical mode, the protection mechanisms are disabled and only a single emulation context can be installed at a time.

Virtual mode V20/V30 emulation provides a number of advantages. With the address translation and protection mechanisms enabled, any number of native and emulation mode contexts can co-exist without interference. Virtual mode emulation mode tasks use the lower 1MB of the 4GB virtual address space but now the operating system through the address translation tables separates and protects each task and the demand paging mechanisms allow the utilization of secondary storage for complex multi-tasking systems.

In virtual mode, all emulation mode tasks execute at execution level 3. An emulation mode program has all of the facilities of a similar native mode program except that the address space is restricted. In particular, this applies to mapping of virtual address on to the I/O address space. Like the native mode instruction set, all emulation mode instructions are restartable or in the case of the emulation mode block transfer instructions, are interruptable and resumable.

Emulation Mode

The operating mode of the μ PD70616 microprocessor is controlled by the EM flag in the PSW register. During native mode operation, the EM flag is cleared and the full set of μ PD70616 resources are available to programs. Setting of the EM bit changes the processor mode to V20/V30 emulation mode and allows the execution of V20/V30 programs in a demand paged, protected environment.

The EM flag is in a privileged field in the upper halfword of the PSW and only software running at execution level 0 can change processor modes. Because both the flag and the instruction streams must change simultaneously, the privileged RETIS instruction is used to enter V20/V30 emulation mode.

31 30 29 28 27 26 25 24 23 19 18 17 16 15 13 12 11 10 9 8 7 4 3 2 1 0

A A B E I T I EL RFU E E RFU V D V D R RFU V S Z

Emulation Mode

EM = 0 Native mode

EM = 1 Emulation mode

Figure 10-1. PSW Emulation Mode Specification

86-285

Program Status Word (PSW2)

Emulation and native mode utilize independent program status words which are switched automatically when emulation mode is entered. Separate PSW registers allows the virtual machine emulation to maintain a PSW image (such as maskable interrupt status) without having to physically mask or unmask interrupts.

While the PSW2 register and V20/V30 PSW appear similar, there are minor differences in the operation of the IE and BRK flags. In emulation mode, these flags can be in either the set or cleared state but they have no affect on the operation of the system since maskable interrupts and single stepping are controlled by fields in the native mode PSW. When an instruction is executed that attempts to change the state of either flag, an exception is generated. This permits the virtual machine software to intervene and provide a proper emulation of the system function in the μ PD70616 system.




Figure 10-2. Emulation Mode PSW (PSW2)

bit 0

CY

The CY (carry) flag indicates if a carry or borrow was generated as a result of the operation.

CY = 0

no carry (borrow) generated

CY = 1

carry (borrow) was generated

bit 1	1	Must be set
bit 2	Р	The P (parity) flag indicates the parity of the lower 8-bits of the result.
		P = 0 odd parity P = 1 even parity
bit 3	0	Must be cleared
bit 4	AC	The AC (auxiliary carry) flag indicates if a carry was generated from the lower nibble to the upper nibble.
		AC = 0 no carry AC = 1 carry
bit 5	0	Must be cleared
bit 6	Z	The Z (zero) flag indicates if the results of the operation were zero.
		Z = 0 result is non-zero Z = 1 result is zero
bit 7	S	The S (sign) flag indicates if the results are negative (signed) or if the MSB is set (unsigned).
		S = 0 result is positive or zero or MSB is 0 S = 1 result is negative or MSB is set
bit 8	BRK	The BRK (break) flag contains the current single step status for emulation mode programs. It has no effect on single step operation and must be maintained by the native mode virtual machine software.
bit 9	ΙE	The IE (interrupt enable) flag contains the current maskable interrupt status for emulation mode programs. It has no effect on maskable interrupts and must be maintained by the native mode virtual machine software.
bit 10	DIR	The DIR (direction) flag indicates determines the direction of block transfer instructions.
		DIR = 0 incrementing addresses DIR = 1 decrementing addresses
bit 11	V	The V (overflow) flag indicates if an overflow occurred.
		V = 0 no overflow $V = 1$ overflow
bits 12	2:15 1	Must be set
bits 16	8:30 RFL	Reserved for future use


bit 31 CTL The CTL (I/O control) permits selective execution of emulation mode IN and OUT instructions without generation of an exception.

CTL = 0 I/O emulation enabled CTL = 1 I/O emulation disabled

Program Counter (PC)

The emulation mode PC uses the low order 16-bits of the native mode program counter. Because the address space is restricted to the lower 1MB of the μ PD70616 address space, the high order halfword must be zero.





bits 0:15 PC The PC (program counter) field contains the 16-bit emulation mode program counter

bits 16:31 0 Must be zero

I/O Emulation Option

The I/O emulation option permits emulation mode programs to override the privileged status of IN and OU instructions and permit selective execution of these I/O instructions without the generation of an exception. This option is controlled by the CTL bit in the PSW2 register as follows:

- CTL = 0
 I/O emulation enabled (I/O instructions privileged)
- CTL = 1
 I/O emulation disabled

Control of the trapping of I/O instructions is particularly useful in the design of virtual machine monitors for device drivers and other software with real-time I/O requirements.

Register Allocation

The emulation mode register set uses a subset of the native mode register set with the exception of the emulation mode PSW which is a physically distinct hardware resource. Since all V20/V30 registers are 16-bits in length, emulation mode registers occupy the lower halfword of each corresponding 32-bit native mode register.

The emulation mode register set is mapped onto native mode registers R0 through R11. The upper halfword of registers R0-R7 are unmodified by emulation mode programs. Since the V20/V30 microprocessors use a segmentation scheme with the segment registers used in the virtual address generation, the upper halfwords of the four 16-bit segment registers (R8-R11) are significant and must be zero.

In addition to the emulation mode register set, native mode registers R12 through R16 are used by the emulation facility as working storage and must not be modified by native mode programs. A diagram of the emulation mode register set is shown below.

Figure 10-4. Emulation Mode Register Set

Native Mode	Emulation Mode
	31 0
R31 (SP)	Not used
R30 (FP)	Not used
R29 (AP)	Not used
R28	Not used
R27	Not used
R26	Not used
R25	Not used
R24	Not used
R23	Not used
R22	Not used
R21	Not used
R20	Not used
R19	Not used
R18	Not used
R17	Not used
R16	Work register
R15	Work register
R14	Work register
R13	Work register
R12	Work register
R11	DSO
R10	SS
R9	PS
R8	DS1
R7	IY
R6	IX
R5	ВР
R4	SP
R3	BW
R2	DW
R1	cw
RO	AW
	31 0
PSW	Not used
PC	PC
PSW2	PSW
	86-213

Emulation Mode Instruction Set

The emulation mode instruction set includes nearly all of the V20/V30 instructions with the exception of system control instructions. The difference between the V20/V30 microprocessors and the V20/V30 emulation mode is that the system control instructions are considered to be privileged and are trapped and emulated by system software. This allows the μ PD70616 system software to accommodate programs containing these instructions on a program by program basis without compromising the security of the operating system.

These privileged instructions include functions such as input/output, maskable interrupt control and instruction trace (single stepping). Instructions in these classes must be emulated relative to a particular system configuration in order to function properly.

The one exception is for simple I/O instructions. The system programmer has the option of not trapping IN and OUT instructions and instead allowing them to execute normally. This adds flexibility by allowing programs with real-time I/O constraints to function properly albeit in a system with less than full protection. The I/O option is enabled by the CTL bit in the PSW2 register.

Note that the V20/V30 µPD8080 emulation mode is not supported.

Instruction Set Summary

Below is a summary of the V20/V30 instruction set. For details of the instruction and architecture, refer to the μ PD70108/116 User's Manual.

The following are descriptions of the instruction and conditions which cause exceptions when executed during emulation mode.

· Unconditional Instruction Exception

Attempted execution of these instructions always causes an Emulation Mode Privileged Instruction exception to occur.

Trap instructions BRK, BRK 3
Interrupt Processing RETI
I/O Instructions INM, OUTM
Processor Control Instructions HALT, EI, DI

· Conditional Instruction Exceptions

Conditional instructions may or may not cause an Emulation Mode Privileged Instruction exception depending on the current processor state.

The V20/V30 IN and OUT instructions cause an exception if the CTL bit in the PSW2 register is cleared. The IN and OUT instructions execute normally when the CTL bit is set (I/O instruction trap enabled).

I/O Instructions IN, OUT

The POP PSW instruction will conditionally trap if a change of state to the IE and BRK bit positions will occur. No trap will occur if the state of these bit fields will remain unchanged.

PSW Instruction POP PSW

Table 10-1. Emulation Mode Instruction Set

Instruction Class	Instructions
Data Transfer Instructions	MOV, MOV AH, PSW, MOV PSW, AH, XCH, CVTBW, CVTWL
Address Calculation Instructions	LDEA
Arithmetic Instructions	ADD, ADDC, SUB, SUBC, INC, DEC, MULU, MUL, DIVU, DIV, NEG
Comparison Instructions	CMP, TEST
Logical Instructions	NOT, AND, OR, XOR
Bit Field Instructions	INS, EXT
Bit Manipulation Instructions	TEST1, SET1, CLR1, NOT1, SET1/CLR1/NOT1 CY, SET1/CLR1 DIR .
Shift Instructions	SHL, SHR, SHRA
Rotate Instructions	ROL, ROR, ROLC, RORC
BCD Adjust Instructions	ADJBA, ADJ4A, ADJBS, ADJ4S
BCD Conversion Instructions	CVTBD, CVTDB
Decimal String Instructions	ADD4S, SUB4S, CMP4S, ROL4, ROR4
Stack Instructions	PUSH, POP, PUSH R, POP R, PUSH PSW, POP PSW
Stack Frame Instructions	PREPARE, DISPOSE
Control Transfer Instructions	CALL, RET,Bcc, DBcc, BCWZ
Block Transfer Instructions	MOVBK, CMPBK, CMPM, LDM, STM
Translate Instruction	TRANS
Interrupt/Exception Return	RETI
Trap Instructions	BRK, BRK 3, BRKV
I/O Instructions	IN, OUT, INM, OUTM
Processor Control Instructions	HALT, EI, DI, BUSLOCK
Repeat Prefixes	REPC:, REPNC:, REP:, REPE:, REPZ:, REPNE:, REPNZ:
Segment Override Prefixes	DS0:, DS1:, SS:, PS:
Coprocessor Instructions	POLL, FPO1, FPO2
Miscellaneous Instructions	NOP, CHKIND

Run-time Exceptions

The following group of V20/V30 conditions are detected by emulation mode and cause an Emulation Mode Fault exception.

- zero divide exception
- single step trap
- overflow exception
- CHKIND instruction exception
- undefined opcode

· Disregarded Instructions

The following instructions are ignored:

Processor Control Instruction Coprocessor Instruction BUSLOCK POLL

PRELIMINARY INFORMATION

System Implementation Exceptions

The following V20/V30 instructions will cause an Emulation Mode Privileged Instruction exception depending on the system implementation.

Coprocessor Instructions

FPO1, FPO2

Table 10-2. Emulation Mode Privileged Operations

Instruction Class	Instructions
· Reserved Instruction Exception Trap	INM, OUTM, HALT, EI, DI, BRK, BRK 3, RETI, MOV PSW, AH Zero Divide Single Step Overflow Exception CHKIND Exception Undefined Opcode
I/O Emulation Option	IN, OUT
System Dependent	FPO1, FP02
Data Dependent	POP PSW
Disregarded	BUSLOCK, POLL

Mode Transitions

A transition from native mode to emulation mode occurs when the EM bit in the PSW register is set when the PSW is restored during the execution of a RETIS instruction. Transitions from emulation mode to native mode occur as a result an interrupt or exception.

Native Mode → Emulation Mode

Two instances of native to emulation mode transitions exist. The initial entry into emulation mode is a four step process.

- 1. initialize the PS register (R9) and any other emulation mode registers
- 2. prepare a PSW image with EM = 1 and EL = 11 and push it onto the stack
- 3. push the initial PC of the emulation mode program on the stack
- 4. execute a RETIS instruction

The emulation mode PS register must be initialized by the native mode program since fetching of the initial emulation mode instruction requires valid program segment register contents. Other registers can be pre-initialized in native mode or initialized by the emulation mode program. Only the lower 16-bits of the emulation mode PC is valid and the upper halfword is ignored by μ PD70616 emulation mode programs.

Emulation mode program execution can only take place at execution level 3. The EL field in the new PSW image is checked and if an execution level other than level 3 is specified an Illegal Data Field exception will occur.

Emulation Mode → Native Mode

Return to native mode from emulation mode programs occurs as the result of an interrupt or exception.

- Interrupts
 - All interrupts on the μ PD70616 microprocessor are processed in native mode. Upon the detection of an interrupt, the emulation mode program will be suspended and native mode will be restored.
- Exceptions
 - Emulation mode exceptions occur as a result of program execution and require processing by a native mode handler to correct a fault or take some other predetermined action.

In either case, the return to emulation mode after processing of the exception or interrupt is by the RETIS instruction.

Termination of an emulation program is accomplished by the reserved 63H opcode. Attempted execution of this opcode will cause the Reserved Emulation Mode Opcode exception to be generated along with a specific exception code identifying the exception as a terminate operation.

Memory Address Space

The one megabyte (1MB) address space of the V20/V30 microprocessors is mapped into the native mode virtual address space (virtual mode) or the memory address space (physical mode). In both cases the emulation mode memory address space occupies the lower megabyte of the corresponding virtual or memory address space.

Each of the four general purpose registers (R8–R11) are split into two fields. The lower 16-bit field contain the four V20/V30 segment registers in the lower halfword and the upper halfword must be must be zeroed for proper operation.

Address Generation

Both a segment register and an effective address are used to form the emulation mode address. The 16-bit effective address is first determined by the operand addressing mode and zero extended to 32-bit length. The 16-bit segment value in the appropriate segment register is left shifted four places and combined with the effective address to produce the 20-bit emulation mode address. This address is then zero extended to 32-bit length and either translated (virtual mode) or passed directly to the bus interface unit (physical mode).




Figure 10-5. Emulation Mode Segment Registers

bits 0:15 SEG The SEG (segment) field contains the 16-bit segment base address

bits 16:31 RFU Reserved for future use




Figure 10-6. Emulation Mode Address Generation

86-290

I/O Address Space

The V20/V30 emulation mode I/O address space (addresses 00000H to 0FFFFH) is mapped into the lower 64KB addresses of the μ PD70616 address space if the emulation mode I/O option has been selected.

An exception will occur if an I/O instruction is attempted and the I/O emulation option is enabled.

Emulation Mode Notes

The μ PD70616 V20/V30 emulation mode offers an upgrade path to a 32-bit environment while maintaining software compatibility with the previous generation of 16-bit devices. However, some precautions must be observed to guarantee the compatibility of 16-bit software in the 32-bit environment. These precautions relate to the small subset of application software which exhibit timing dependencies or utilize non-portable programming styles. A list of the programming restrictions follows.

- Instruction execution speed
 - There is no correlation between the V20/V30 instruction execution times and the same instructions executed in V20/V30 emulation mode. There is no guarantee that programs dependent on the execution time of an instruction or sequence of instructions will execute correctly in V20/V30 emulation mode.
- Self modifying code
 Programs that modify the instruction stream and depend on the size of the V20/V30 instruction prefetch queue may not operate correctly on the μPD70616 microprocessor.

Instruction length restriction

The V20/V30 microprocessors place no limit on the length of an instruction. The μ PD70616 microprocessor limits the length of a single instruction to 31 bytes. This situation can only arise out the use of duplicated instruction prefixes.

• μPD8080AF emulation mode

The $\mu PD8080AF$ emulation mode of the V20/V30 is not supported. The attempted execution of a BRKEM instruction will cause an illegal instruction exception .

· Undefined opcodes

Attempted execution of undefined V20/V30 opcodes will cause an illegal instruction exception except in the following cases:

First Data	Second Byte							
First Byte	MSB							LSB
C0H, C1H, D0H, D1H, D2H, D3H	X	Х	1	1	0	Х	X	Х
F6H, F7H	х	Х	0	0	1	X	Х	Х
FEH, FFH	Х	Х	1	1	1	Х	X	Х

86-215

In the above three cases, results of the undefined instruction execution is UNPREDICTABLE.

· PUSH SP instruction

The contents of the stack following the execution of a PUSH SP instruction differs between the V20/V30 and the μ PD70616. The V20/V30 PUSH SP first decrements the SP register and then copies SP to the stack. The emulation mode PUSH SP instruction decrements SP by two and pushes the original value of the SP register on the stack.

· Address wrap-around

Address wrap around occurs when a 16-bit or greater data access is made across a segment (64KB) or address space (1MB) boundary and is not supported by V20/V30 emulation mode. In the case where the operand wraps completely around, the address computation will be correct. Restrictions only apply to accesses across a segment or address space boundary.

In the V20/V30 microprocessors, a 16-bit access to data located at offset 64K-1 from the base of the segment results in the least significant byte fetched from offset 64K-1 and the most significant byte fetched from offset zero within the same segment. Emulation mode differs in that 16-bit data is located at offset 64K-1 (LSB) and at offset 64K (MSB) in the same segment.

Instructions which potentially cause a wrap around access violation are:

- 16-bit data transfers
- · 32-bit data transfers
- bit field instructions
- save/restore multiple registers (PUSH R/POP R)
- stack frame allocation (PREPARE)

Segment wrap around restrictions also apply to the individual data transfers of 16-bit prefixed block transfer instructions.

64K, 1M boundary instruction fetch

Instruction fetch across either a 64KB segment boundary or the 1MB memory address space boundary is prohibited.

· Memory allocation

The memory and I/O address spaces for emulation programs is determined by the operating system. Caution should exercised in allocation of memory pages to emulation mode programs to prevent inadvertent exceptions due to improper permissions.

Segment registers

During emulation mode, if the upper order 16-bits of any segment register become non-zero, the results will be UNPREDICTABLE.

Emulation mode single step

Single stepping of emulation mode programs is possible using the μ PD70616 single step facility to cause a trap upon entry into the emulation mode program. The emulation mode BRK flag has no effect on single step operation and must be emulated by the native mode single step trap handler.

Emulation mode interrupt processing

No provisions for the processing of interrupts or exceptions by emulation mode programs is provided. The IE flag in the emulation mode PSW has no meaning and the control of maskable interrupts must be done by the native mode exception handler.

Section 11 Functional Redundancy Monitor

With each passing day, an increasing number of computer systems are called upon to perform in environments where the cost of an error in economic or human terms is extremely high and failures simply cannot be tolerated. Applications such as digital flight controls, telephone switching, transaction processing and others all require the use of systems which have a MTBF (mean time between failure) measured in the thousands or millions of years or whose availability (the time which the system is available to the application) exceeds 99% over a period of several years. The μ PD70616 microprocessor is equipped with special purpose logic to aid in the design of highly reliable and fault tolerant computing systems.

Fault tolerant systems can be organized in many different configurations depending on the application and the degree of fault tolerance. The μ PD70616 supports fault tolerant system design by permitting the use of multiple μ PD70616 microprocessors operating as master/checker pairs. However, the design of a fault tolerant system requires much more than redundant hardware because software failures also contribute to the overall system failure rate. The combination of hardware fault coverage, fault isolation and system reconfiguration with the powerful exception handling facilities makes the μ PD70616 an optimal solution for the design of high performance, fault tolerant systems.

Fault Tolerant System Configuration

Prior to a general discussion of fault tolerance and the issues concerning the design of highly reliable systems, a definition of the term should be presented. A system is said to be fault tolerant if it can survive and function in the presence of one or more faults. A fault tolerant system can further be classified as degrading or non-degrading. A system built using the concept of graceful degradation continues to operate as faults occur but the system successively reconfigures to a lower levels of performance. A non-degrading system uses massive redundancy in a way that failures are tolerated without a change in system performance until the redundancy is exhausted and the system ultimately fails.

All fault tolerant systems follow a similar path when confronted with a fault in the system. The basic sequence of steps include:

- fault detection
- · fault isolation
- fault recovery
- system reconfiguration

Much emphasis must be placed on fault detection because the least reliable system is one with a latent or undetected fault that can propagate and corrupt the entire system. When a fault occurs it must be allowed to propagate in order to be detected. It is the task of a fault containment logic to detect as soon as possible the occurrence of a fault and contain or isolate it from the remaining healthy portion of the system. Next the fault must be analyzed to determine the extent of damage to the system and finally the system must reconfigure to remove the faulty section and restore to the system to a stable, healthy state.

One must also distinguish between two types of faults. The vast majority of faults that occur in a system can be characterized as transient faults. Transient faults are faults which disappear when re-tried because the disturbance which caused the fault is no longer present in the system. Because the frequency of transient faults is so much higher, a system cannot afford to degrade the system each time a fault is detected. Thus the capability of automatically re-trying the faulted operation without the intervention of the operating system is desirable.

Finally, the µPD70616 functional redundancy monitor is but the first step in the design of a fault tolerant system. There is no simple, one-step solution to design in fault tolerance since a system is only as reliable as the least reliable component. Thus, similar fault tolerant design techniques must also be applied to the memory and I/O subsystems in order to improve the reliability of these subsystems to the same level of reliability as the processor.




Figure 11-1. Functional Redundancy Monitoring

Functional Redundancy Monitor (FRM)

The concept of FRM is demonstrated by the duplex system shown in Figure 11–1. Functional redundancy monitoring is based on identical logic running in parallel with one μ PD70616 microprocessor functioning as the master and the second μ PD70616 configured as the checker. During operation, both the master and checker operate in lock-step on identical instruction and data streams but only the master actually drives the address, data and control buses. Instead of driving the bus outputs, the checker compares its independently computed state with the state asserted by the master μ PD70616 and outputs a signal when a discrepancy is detected. The following is a description of the FRM mode.

1. Pin Description

Four of the μPD70616 I/O pins are used for functional redundancy monitoring:

Pin Name	VO	Function
BMODE (FRM)	Input	Selects the normal or FRM operating mode
BLOCK (MSMAT)	Output	Checker output indicating a mismatch has been detected
BFREZ	Input	Freezes processor operation
RT/EP	Input	Continue/Interrupt selection input
	1	

Table 11-1. FRM Pin Functions

2. Mode Selection

FRM is enabled and disabled by the BUSMD/FRM input pin. Refer to the μ PD70616 data sheet for the technical details of enabling the FRM logic.

3. Monitoring

When enabled, the checker microprocessor continuously compares the contents of the address bus, data bus, status outputs and MRQ* and UBE* pins with the expected values. Should a discrepancy be detected, the output will indicate a mismatch and either the master or checker processor could be faulty.

4. Fault Detection

When a mismatch occurs, the checker µPD70616 will assert the MSMAT* (Mismatch) output. This signal in turn informs external logic that a fault has been detected and that intervention is required.

Fault Isolation

In response to the mismatch signal, the external fault logic must stop both processors by asserting the BFREZ (Bus Freeze) input. When BFREZ is asserted, all further bus accesses are disabled and processing is suspended. In response to the BFREZ interrupt, the master and checker μ PD70616 microprocessors will three-state the address, data and control buses. Both processors will remain isolated and disconnected from the system as long as BFREZ is asserted.

6. Fault Recovery

Once the suspect devices have been isolated, the system can initiate the fault recovery procedures. Two methods of fault recovery are supported by the µPD70616, instruction continuation and interrupt.

Instruction continuation involves restarting the processors as if no fault occurred. In this mode, the processors will start by re-trying the bus cycle that failed and continuing normal execution. The power of this mode is that the new master need not be the same as the old master, i.e., a reconfiguation can occur. The other alternative is the bus freeze interrupt which causes forces an interrupt and subsequent analysis by system software.

Selection of the recovery mode is via the RT/EP* input pin. When the BFREZ input is negated, each μ PD70616 checks the state of the RT/EP* pin. If RT/EP* is at a high level, then the instruction continuation mode is used. If at a low level, the bus freeze interrupt will occur and be serviced by both microprocessors.

Note that fault detection can only occur when an error induced by a fault propagates to an external pin. Because of the pipelined architecture and the fact that instructions can execute which modify the internal state with no external indication (such as register to register arithmetic operations), faults may not be detected until they are observable from the external pins.

Bus Freeze Interrupt

The bus freeze interrupt is used by external logic to force the processor into the bus freeze interrupt handler. Following the occurrence of a bus freeze interrupt, all interrupts are disabled and the PC and PSW are saved on the interrupt stack. The bus freeze interrupt handler is then expected to perform fault analysis of the system in an attempt to isolate the faulty component.

Because it may not be readily apparent which processor is faulty, the bus freeze interrupt handler in conjunction with the external voting logic will disconnect the suspect pair from the system and perform independent self tests on each processor by holding one processor in the bus freeze state while the other is tested in the normal mode. If either processor is found to be faulty, the system can be informed. Otherwise, the fault can be considered a transient fault with the processors being restarted and placed back on-line.

* FRM Applications

The design of a fault tolerant system can take many approaches depending on the performance, reliability and fault tolerance requirements for the proposed system. Two examples of typical fault tolerant system implementations are introduced but keep in mind that each application poses its own unique set of requirements.

With this in mind, a bibliography of selected works on fault tolerant system design is included at the end of this section. The descriptions of the µPD70616 fault detection and recovery capabilities and an general understanding of the overall requirements for fault tolerant system design will aid the designer in choosing the correct fault tolerant implementation for a particular application.

1. Duplex System

A duplex system provides the basis for fault detection but provides no certain indication which unit has failed. While it is also possible under certain circumstances for a duplex system to isolate a fault to a specific unit though self test and reasonableness checks, there is no guarantee that the system will be able to survive the fault.

Master Mode

µPD70616

Control Bus

MSMAT

Figure 11–2. Duplex System Implementation

While limited in ability to recover from certain faults, dual systems do have varied applications. Many systems are required only to fail in a safe state. The specification of such a system would indicate what final state the system should end up in the event of a failure. The primary goal of a fail-safe system is for the state of the system not present any hazard to the user.

A typical example of a fail-safe system is the common traffic signal. Because town public works departments wish to minimize their capital outlays yet not endanger the driving populace, traffic signals are specified to be fail-safe. In the event of a failure, a traffic signal should never fail in the state that all lights are green since this would pose severe liabilities for the town. Instead, the final state for a failed traffic signal will typically be one set of lights flashing red and the other set of lights flashing yellow.

Because the cost of a system is directly proportional to the amount of redundancy, the duplex system is the system of choice for applications requiring to only be aware of faults in the system and are not required to recover completely from them.

2. N-Modular Redundancy

N-modular redundancy is a method used to improve upon the fault coverage of the duplex system to provide the capability to survive faults. In order to provide an indication of which processor in a system has failed, a majority vote of all processors in the system is required. An n-modular redundant system which uses an odd number of processors and majority voting logic to accurately determine the failed modules.

The most common implementation of an n-modular redundant system is a TMR (Triple Modular Redundant) system. The TMR approach triplicates all logic and can use a 3-way majority voter to select the correct output and identify a faulty unit. Because a TMR system can survive the occurrence of any single fault, it is said to be 1-fault tolerant.

In the event of a failure, the voting logic shuts down the failed unit, allowing the module to be repaired offline while the system continues to function normally. After the repair has been completed, the module can be restored to the on-line condition and full fault tolerance restored.




Figure 11-3. Triple Modular Redundant System

Because the MTBF of a computing module is large (typically measured in months or years) and the MTTR (Mean Time To Repair) is generally 30 minutes to 1 hour, the probability of a second failure during the repair interval is low and the overall system MTBF can be on the order of hundreds of years.

Section 11 Bibliography

- [1] A. Avizienis
 Fault Tolerant Systems
 IEEE Transactions on Computers, pp. 1304–1312, Vol. C–25, No. 12, December 1976
- [2] D. P. Siewiorek and R. S. Swarz
 The Theory and Practice of Reliable System Design
 Digital Press, 1982
- [3] G. D. Kraft and W. N. Toy Microprogrammed Control and Reliable Design of Small Computers Prentice-Hall, 1981
- [4] Special Issue on Fault Tolerant Computing IEEE Computer, Vol. 17, No. 8, August 1984
- [5] D. P. Siewiorek, C. G. Bell, and A. Newell Fault Tolerant Systems (Section 6 of Part 2) in Computer Structures: Principles and Examples McGraw-Hill, 1982

Appendix A Instruction Set Summary

This appendix contains a summary of the $\mu PD70616$ instruction set. The instructions are functionally grouped together by instruction type for ease of reference.

μPD70616 Program Register Set

Description	
General purpose registers	
Program Status Word	
Program Counter	*
Argument Pointer (R29)	
Frame Pointer (R30)	
Stack Pointer (R31)	
_	General purpose registers Program Status Word Program Counter Argument Pointer (R29) Frame Pointer (R30)

μPD70616 Privileged Register Set

Register	Description
ISP	Interrupt Stack Pointer
LOSP	Level 0 Stack Pointer
L1SP	Level 1 Stack Pointer
L2SP	Level 2 Stack Pointer
L3SP	Level 3 Stack Pointer
SBR	System Base Register
TR	Task Register
SYCW	System Control Word
TKCW	Task Control Word
PIR	Processor ID Register
PSW2	Program Status Word 2 (Emulation Mode PSW)
ATBR0	Area Table Base Register 0
ATLR0	Area Table Length Register 0
ATBR1	Area Table Base Register 1
ATLR1	Area Table Length Register 1
ATBR2	Area Table Base Register 2
ATLR2	Area Table Length Register 2
ATBR3	Area Table Base Register 3
ATLR3	Area Table Length Register 3
TRMOD	Trap Mode Register
ADTR0	Address Trap Register 0
ADTMR0	Address Trap Mask Register 0
ADTR1	Address Trap Register 1
ADTMR1	Address Trap Register 1

Definitions

Identifier	Description
reg	Any user register, R0–R31
.В	Byte integer or character (8-bit)
.H	Halfword integer or character (16-bit)
.W	Word integer (32-bit)
.D	Doubleword integer (64-bit)
.s	Short real (32-bit IEEE floating point value)
.L	Long real (64-bit IEEE floating point value)
.BH	Byte to halfword
.BW	Byte to word
.HW	Halfword to word
.HB	Halfword to byte
.WB	Word to byte
.WH	Word to halfword
.WS	Word to short real
.WL	Word to long real
.SW	Short real to word
.LW	Long real to word
.PZ	Packed to zoned decimal
.ZP	Zoned to packed decimal

PSW Condition Codes

Mnemonic	Flag Name	
CY	Integer carry flag	
OV	Integer overflow flag	
S	Integer sign flag	
Z	Integer zero flag	
FIV	Floating point invalid operation flag	
FZD	Floating point zero divide flag	
FOV	Floating point overflow flag	
FUD	Floating point underflow flag	
FPR	Floating point precision flag	

Flag Operations

A-1

Identifier	Description
(blank)	No change
_	No change
0	Cleared to 0
1	Set to 1
*	Set or cleared according to result
R	Restored to previous value

Opcode Fields

Condition Code Field

The PSW flags are used by the conditional branch instructions to determine the conditions necessary to transfer program control. These instructions include the Bcc (Branch on Condition), DBcc (Decrement and Branch on Condition) and TRAP instructions.

c3	c2	c1	c 0	Name	Condition
0	0	0	0	Overflow	OV = 1
0	0	0	1	Not overflow	OV = 0
0	0	1	0	Carry/Lower	CY = 1
0	0	1	1	No carry/Not lower	CY = 0
0	1	0	0	Zero	Z = 1
0	1	0	1	Not zero	Z = 0
0	1	1	0	Not higher	(CY v Z) = 1
0	1	1	1	Higher	(CY v Z) = 0
1	0	0	0	Sign/Negative	S = 1
1	0	0	1	Not sign/Positive	S = 0
1	0	1	0	True	Always
1	0	1	1	False	Never
1	1	0	0	Less than	(S⊕OV)=1
1	1	0	1	Greater or equal	(S⊕OV)=0
1	1	1	0	Less or equal	(S⊕OV)∨Z=1
1	1	1	1	Greater	(S⊕OV)∨Z=0

Integer Size Field

The integer size field specifies the integer data type for integer instructions. The $\mu PD70616$ supports both signed and unsigned integers in each of the integer formats.

siz	Operand Size	
00	Byte	
01	Halfword	
10	Word	
11	Reserved	

Floating Point Size Field

The floating point size field determines the operand data type for the floating point instructions. Both IEEE short and long real data types are supported by the $\mu PD70616$ microporcessor.

8	Operand Size	_
0	Short Real (32-bit)	
1	Long Real (64-bit)	

Character Size Field

The direction field is used by the character and bit strings instructions to determine the direction of string processing. The programmer has the option of processing character and bit strings in the upward (increasing addresses) or downward (decreasing addresses) direction to allow transfer and manipulation of overlapping strings with a single instruction.

С	Operand Size	
0	Byte character	
1	Halfword character	

Direction Field

The direction field is used by the character and bit strings instructions to determine the direction of string processing. The programmer has the option of processing character and bit strings in the upward (increasing addresses) or downward (decreasing addresses) direction to allow transfer and manipulation of overlapping strings with a single instruction.

d	Direction	
0	Upward (increasing addresses)	
1	Downward (decreasing addresses)	

Displacement Size Field

The displacement size field is found in the conditional branch instructions and determines whether an 8- or 16-bit displacement field follows the opcode.

b	Displacement Size
0	Byte (8-bit signed displacement)
1	Halfword (16-bit signed displacement)

Instruction Set Reference

\ _	Opcode	0.1.0 P	^	Flag		7	E
Mnemonic	76543210 76543	2 1 0 Format Data Transfer Instructions	CY	ov	3	Z	Exceptions
MOV.B	0.0001.001						1 2
MOV.H	0 0 0 0 1 0 0 1	I, II					1, 3
MOV.W		1, II					
	0 0 1 0 1 1 0 1						1, 3
MOV.D	0 0 1 1 1 1 1 1	1, 11					1,3
MOVS.BH	0 0 0 0 1 0 1 0	<u>, II</u>					1
MOVS.HW	0 0 0 0 1 1 0 0	I, II					1
	0 0 0 1 1 1 0 0	1, 11	 				1
MOVZ.BH	0 0 0 0 1 0 1 1	1, 11					1
MOVZ.BW	0 0 0 0 1 1 0 1	I, II					
MOVZ.HW	0 0 0 1 1 1 0 1	1, 11					1
MOVT.HB	0 0 0 1 1 0 0 1	I, II	_	*	_		1
MOVT.WB	0 0 1 0 1 0 0 1	1, 11	_	*	_		1
MOVT.WH	0 0 1 0 1 0 1 1	1, 11	_	*			1
XCH	0 1 0 0 0 siz 1	1, 11					1, 3
MOVEA	0 1 0 0 0 siz 0	I, II					1
RVBYT	0 0 1 0 1 1 0 0	1, 11					1
RVBIT	0 0 0 0 1 0 0 0	I, II					1
		Integer Arithmetic Instructions					····
ADD	1 0 0 0 0 siz 0	1, 11	*	*	*	*	1
ADDC	1 0 0 1 0 siz 0	I, II	*	*	*	*	1
SUB	1 0 1 0 1 siz 0	1, 11	*	*	*	*	1
SUBC	1 0 0 1 1 siz 0	1, 11	*	*	*	*	1
MUL	1 0 0 0 0 siz 1	l, II	_	*	*	*	1
MULU	1 0 0 1 0 siz 1	I, II	-	*	*	*	1
MULX	10000110	1, 11	-	*	*	*	1
MULUX	10010110	I, II	_	*	*	*	1
DIV	1 0 1 0 0 siz 1	I, II		*	*	*	1, 4
DIVU	1 0 1 1 0 siz 1	1, 11		0	*	*	1, 4
DIVX	10100110	I, II		*	*	*	1, 4
DIVUX	10110110	1, 11		*	*	*	1, 4
REM	0 1 0 1 0 siz 0	i, ii		0	*	*	1, 4
REMU	0 1 0 1 0 siz 1	1, 11		0	*	*	1, 4
INC	1 1 0 1 1 siz -	111	*	*	*	*	1
DEC	1 1 0 1 0 siz -	III	*	*	*	*	1
NEG	0 0 1 1 1 siz 1	I, II	*	*	*	*	1
СМР	1 0 1 1 1 siz 0	1, 11	*	*	*	*	
TEST	1 1 1 1 0 siz -	III	0	0	*	*	
		Logical Instructions					
AND	1 0 1 0 0 siz 0	I, II	_	0	*	*	1
OR	1 0 0 0 1 siz 0	1, 11	_	0	*	*	1
XOR	1 0 1 1 0 siz 0	I, II	_	0	*	*	1
NOT	0 0 1 1 1 siz 0	I, II	_	0	*	*	1

	Орс		_	_	_			Fla	ÄŽ	~	Euganitana
Anemonic	76543210	765	4 3			Format t/Rotate Instructions	CY	OV	<u> </u>	<u> </u>	Exceptions
2114	1 0 1 1 0 siz 1				31 III	I, II	*	*	*	*	1
SHA SHL	1 0 1 1 0 siz 1						*	0	*	*	1
						1, II	*	0	*	+	1
ROT	1 0 0 0 1 siz 1					I, II	*	0	*	*	1
ROTC	1 0 0 1 1 siz 1					ting Point instructions				-	
MOVF	010111 = 0	0 0 0	0 1				*	0		*	1, 3, 7, 9
ADDF	01011110	0 0 0					*	0	*	*	1, 3, 6, 7, 8, 9
		0 0 0					*	0	*	*	1, 3, 6, 7, 8, 9
SUBF	010111.0						*	0	*	*	1, 3, 6, 7, 8, 9
MULF	0 1 0 1 1 1 8 0	0 0 0					-	0	*	<u> </u>	1, 3, 6, 7, 8, 9, 10, 11
DIVF	010111 * 0	0 0 0							*	*	
CMPF	01011180	0 0 0					*	*			1, 3, 6, 7, 8, 9
NEGF	010111 * 0	0 0 0					*	0	*	*	1, 3, 7, 9 1, 3, 7, 9
ABSF	010111 * 0	0 0 0					0	0			
SCLF	010111 80	0 0 0					*	0	*	*	1, 3, 6, 7, 8, 9
CVTF	01011111	0 0 0					*	0	*	*	1, 3, 6, 7, 8, 9
CVT.WS	01011111	0 0 0					+	0	*	*	1, 3, 6, 7, 8, 9
CVT.WL	01011111	0 0 0	1 (0	0		*	0	*	*	1,3, 6, 7, 8, 9
CVT.SW	01011111	0 0 0	0 0	0	0			*	*	*	1, 3, 6, 7, 8, 9
CVT.LW	01011111	0 0 0	0 1	. 0	0			*	*	*	1, 3, 6, 7, 8, 9
TRAPFL	11001011					V					1, 3, 6, 7, 9
				De	cim	al Arithmetic Instructions					
ADDDC	01011001	0 0 0	0 (0	0	0 VIIc	*			*	1,5
SUBDC	01011001	0 0 0	0 (0	0	1 VIIc	*	_	_	*	1, 5
SUBRDC	01011001	0 0 0	0 (0 0	1	o VIIc	*	-	_	*	1, 5
CVTD.PZ	01011001	0 0 0	1	0 0	0	o VIIc	-	_	-	*	1, 5
CVTD.ZP	01011001	0 0 0	1	1 0	0	o VIIc	_	_	_	*	1, 5
				В	lit N	lanipulation Instructions					
TEST1	10000111					1, 11	*	_	_	*	1, 2
SET1	10010111					1, 11	*	_	_	*	1, 2
CLR1	10100111					1, 11	*		_	*	1, 2
NOT1	10110111					1, 11	*	_		*	1, 2
						Bit Field Instructions					
EXTBFS	01011101	0 0 0	0	1 0	0	o VIIb					1, 2
EXTBFZ	01011101	0 0 0	0	1 0	0	1 VIIb					1, 2
EXTBFL	01011101	0 0 0	0	1 0	1	o VIIb					1, 2
INSBFR	01011101	0 0 0									1, 2
INSBFL	01011101	0 0 0									1, 2
CMPBFS	01011101	0 0 0					*	*	*	*	1, 2
CMPBFZ	01011101	0 0 0					*	*	*	*	1, 2
CMPBFL	01011101	0 0 0					*	*	*	*	1, 2
ONIFOLE	01011101					Bit String Instructions					
MOVBS	01011011	0 0 0	_	1 0							1
NK IVKS	01011011	0 0 0	U		, ,	- TIIO					

Mnemonic	Opc		210	Format	C۷	Flag		z	Eventions
Mnemonic	7 6 5 4 3 2 1 0	7 6 5 4 3	Bit String Instru		<u> </u>	ov	3		Exceptions
ANDBS	0 1 0 1 1 0 1 1	00010		VIIb		·			1
ANDNBS	01011011	00010		VIIb					1
ORBS				VIIb					1
ORNBS	0 1 0 1 1 0 1 1	0 0 0 1 0		VIIb					1
XORBS	· · · · · · · · · · · · · · · · · · ·	0 0 0 1 1		VIIP					
XORNBS	0 1 0 1 1 0 1 1		10-1	VIIb					1
SCHOBS	0 1 0 1 1 0 1 1	00010		VIIb					1
SCH1BS	0 1 0 1 1 0 1 1	00000		VIIb					1
SUN185	01011011	00001			- "				
			naracter Manipula						
MOVC	01011000	0 0 0 0 1	 	VIIa					1, 3
MOVCF	01011000	0 0 0 0 1		VIIa					1, 3
MOVCS	01011000	0 0 0 0 1	····	VIIa					1, 3
CMPC	01011000	0 0 0 0 0		VIIa		_	*	*	1, 3
CMPCF	01011000	0 0 0 0 0		VIIa			*	*	1, 3
CMPCS	01011000	0 0 0 0 0		VIIa			*	*	1, 3
SCHC	01011000	0 0 0 1 1	<u> </u>	VIIb				*	1, 3
SKPC	0 1 0 1 1 0 c 0	00011		VIIb			_	*	1, 3
			Stack Manipulation	on Instructions		···			
PUSH	1110111-	***************************************	······································						1,3
POP	1110011-			11					1, 3
PUSHM	1110110-								1, 3
POPM	1110010-			11	R	R	R	R	1, 3 (Note 1)
PREPARE	1101111-						 		1, 3
DISPOSE	11001100			V					
			Control Transfe	r Instructions					
BC	01150010			IV					
BE	0 1 1 b 0 1 0 0			IV					
BGE	01151101			IV					
BGT	011b1111			IV					
BH	01150111			IV					
BL	01160010			IV					
BLE	01151110			IV					
BLT	01151100			IV					
BN	01151000			IV					
BNC	01150011	* * * * * * * * * * * * * * * * * * * *		IV					
BNE	01150101			IV					
BNH	01150110			IV					
	01150011			iV					
BNL				IV					
BNL	01150001								
BNV	0 1 1 b 0 0 0 1 0 1 1 b 0 1 0 1			IV					
BNV BNZ	01150101			IV IV			<u></u> -		
BNZ BP	0 1 1 b 0 1 0 1 0 1 1 b 1 0 0 1								
BNV BNZ	01150101	reg	0 0 1	IV					

Anemonic	765432:	Opcode 1 0 7 6 5 4	3 2 1	0	Format	CY	Flag		z	Exceptions
					structions (cont)	<u> </u>		<u> </u>		
DBGE	110001	1 1 reg	1 1		VI					
DBGT	110001		11		VI					
DBH	110001		0 1		VI					
OBL	110001		0 0		VI					· · · · · · · · · · · · · · · · · · ·
OBLE	110001		1 1		VI					
DBLT	110001:		1 1		VI					
OBN .	110001		1 0		VI					
OBNC	110001	<u>-</u>	0 0		VI					
DBNE	110001		0 1		VI					
DBNH	110001		0 1		VI	***************************************				
DBNL	110001		0 0		VI	· · · · · · · · · · · · · · · · · · ·				
DBNV	110001		0 0		VI					
BNZ	110001		0 1		VI					
OBP	110001		1 0		VI					
OBR	110001		1 0		VI	****				
DBV	110001		0 0		VI					
)BZ	110001:		0 1	0	VI					
В	110001		1 0		VI		······································			· · · · · · · · · · · · · · · · · · ·
IMP	110101:		···							1
SSR	0100100	0 0			IV					
ISR	1110100	0 -			111					1
RSR	110010:	1 0								
CALL	0100100	0 1			1, 11					1
RET	111000:	1 -			III			•		
BRK	1100100	0 0								
BRKV	1100100				V					
FRAP	111010			***************************************						
RETIU	111010:				101					
			Mis	cellaneous	Instructions			:		
IOP	110011	0 1			V					
GETPSW	111101				III					1
JPDPSW.H	010010:				1, 11	*	*	*	*	
CHLVL	010010	1 1		,	1, 11					1
CHKAR	0 1 0 0 1 1				1, 11	*	-	*	*	1
CHKAW	010011				1, 11	*	_	*	*	1
CHKAE	010011				1, 11	*	_	*	*	1
TASI	111000				III	*	*	*	*	1
CAXI	010011				1	*	+	*	*	1
SETF	010001			***********	I, II			-,,		1
· · · · · · · · · · · · · · · · · · ·			. 1	Privileged In			-			
DPR	000100	1 0	-		1, 11					2, 12
STPR	0 0 0 0 0 0		···		1, 11					1, 2, 12
CLRTLB	111111	1 -			III					12

								Ор	cod	e										F	la	38		
Inemonic	7	6	5	4	3	2		•			6 5	5 4	1	3	2	1	0	Format	CY			s	Z	Exceptions
															Pr	ivi	lege	d Instructions (cont)						
GETATE	0	0	0	0	0	1	0	1										1, 11	_	_		_	*	1, 12
UPDATE	0	0	0	1	0	1	0	1										1, 11	_	_		_	*	1, 12
GETPTE	0	0	0	0	0	1	0	0										1, 11	*	_		_	*	1, 12
UPDPTE	0	0	0	1	0	1	0	0										1, 11	*	_		_	*	12
GETRA	0	0	0	0	0	0	1	1										1, 11	*	_		_	*	1, 12
IN	0	0	1	0	0		iz	0										1, 11						1, 12
OUT	0	0	1	0	0		iz	1										1, 11						1, 12
LDTASK	0	0	0	0	0	0	0	1										1, 11						12
STTASK	1	1	1	1	1	1	0	_										111						12
RETIS	1	1	1	1	1	0	1	_										111	*	*		*	*	2, 12
UPDPSW.W	0	0	0	1	0	0	1	1										1, 11	*	*		*	*	12
HALT	0	0	0	0	0	0	0	0										V						12


Exceptions

1. Illegal Addressing Mode
2. Illegal Data Type
3. Reserved Addressing Mode
4. Integer Zero Divide
5. Illegal Decimal Format
6. Floating Point Overflow
7. Floating Point Undeflow
8. Floating Point Precision
9. Reserved Floating Point Operand
10. Invalid Floating Point Operation
11. Floating Point Zero Divide
12. Privileged Instruction

Notes

1. Flags updated if PSW is specified in the register list


Appendix B Instruction Formats



Instruction Format Summary

Format	Fields	Description
Format I	Opcode Register Field Operand Addressing Mode	Fixed length data instructions using register/register and register/memory addressing modes
Format II	Opcode Operand 1 Addressing Mode Operand 2 Addressing Mode	Fixed length data instructions using memory/memory addressing modes and floating point instructions
Format III	Opcode Operand 1 Addressing Mode	Single operand instructions
Format IV	Opcode PC relative displacement	Conditional branch instructions
Format V	Opcode	Zero operand instructions
Format VI	Opcode Register Field PC relative displacement	Loop instructions
Format VII	Opcode Operand 1 Addressing Mode Operand 1 Length Operand 2 Addressing Mode Operand 2 Length	Variable length data instructions (character string, bit string, decimal arithmetic)

Appendix C Addressing Mode Encodings



μ PD70616 Programmer's Reference Manual



401 Ellis Street P.O. Box 7241 Mountain View, CA 94039 TEL 415-960-6000 TWX 910-379-6985 For Literature Call Toll Free: 1-800-632-3531

1-800-632-3532 (In California)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.